74AHC30PW,112 NXP Semiconductors, 74AHC30PW,112 Datasheet - Page 7
![IC 8-IN NAND GATE 14-TSSOP](/photos/6/58/65814/568-14-tssop_sot402-1_sml.jpg)
74AHC30PW,112
Manufacturer Part Number
74AHC30PW,112
Description
IC 8-IN NAND GATE 14-TSSOP
Manufacturer
NXP Semiconductors
Series
74AHCr
Datasheet
1.74AHC30PW112.pdf
(14 pages)
Specifications of 74AHC30PW,112
Number Of Circuits
1
Package / Case
14-TSSOP
Logic Type
NAND Gate
Number Of Inputs
8
Current - Output High, Low
8mA, 8mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Product
NAND
Logic Family
74AHC
High Level Output Current
- 8 mA
Low Level Output Current
8 mA
Propagation Delay Time
15.5 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-2508-5
935264187112
935264187112
NXP Semiconductors
Table 7.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
11. Waveforms
Table 8.
74AHC_AHCT30_3
Product data sheet
Symbol Parameter
C
74AHCT30; V
t
C
Type
74AHC30
74AHCT30
pd
Fig 6.
PD
PD
Typical values are measured at nominal supply voltage (V
t
C
P
f
f
C
V
N = number of inputs switching;
pd
i
o
(C
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
power
dissipation
capacitance
propagation
delay
power
dissipation
capacitance
Measurement points are given in
V
Input to output propagation delays
PD
V
OL
Dynamic characteristics
Measurement points
CC
2
and V
CC
V
CC
f
= 4.5 V to 5.5 V
o
2
) = sum of the outputs.
OH
PLH
f
i
are typical voltage output levels that occur with the output load.
Conditions
f
V
A, B, C, D, E, F, G, H to Y;
see
f
V
N + (C
and t
i
i
I
I
= 1 MHz;
= 1 MHz;
C
C
= GND to V
= GND to V
L
L
Figure 6
PHL
= 15 pF
= 50 pF
L
.
V
CC
and
A, B, C, D,
E, F, G, H
2
…continued
Y output
CC
CC
input
Table
f
o
Input
V
0.5
1.5 V
7
) where:
M
GND
V
8.
V
OH
OL
V
V
I
CC
Rev. 03 — 26 June 2009
[3]
[2]
[3]
CC
Min Typ
D
V
t
-
-
-
-
PHL
in W).
M
= 3.3 V and V
V
25 C
M
3.3
4.7
10
12
[1]
Figure
Max
6.5
8.5
CC
-
-
= 5.0 V).
7.
74AHC30; 74AHCT30
t
PLH
40 C to +85 C
Min
1.0
1.0
-
-
mna491
Output
V
0.5
0.5
M
Max
7.5
9.5
V
V
-
-
CC
CC
40 C to +125 C Unit
Min
1.0
1.0
-
-
8-input NAND gate
© NXP B.V. 2009. All rights reserved.
Max
10.5
8.0
-
-
pF
ns
ns
pF
7 of 14