as7c31026c Alliance Memory, Inc, as7c31026c Datasheet - Page 6

• Manufacturer Part Number: as7c31026c
• Description: 3.3 V 64k X 16 Cmos Sram
• Manufacturer: Alliance Memory, Inc

Write waveform 2 (CE controlled)
AC test conditions
Notes
1
2
3
4
5
6
7
8
9
10 N/A
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 Not applicable.
13 C = 30 pF, except all high Z and low Z parameters where C = 5 pF.
Data
Address
9/20/06, v 2.0
LB, UB
During V
This parameter is sampled, but not 100% tested.
For test conditions, see AC Test Conditions, Figures A and B.
These parameters are specified with C
This parameter is guaranteed, but not tested.
WE is high for read cycle.
CE and OE are low for read cycle.
Address is valid prior to or coincident with CE transition low.
All read cycle timings are referenced from the last valid address to the first transitioning address.
Data
– Output load: see Figure B.
– Input pulse level: GND to 3.0 V. See Figure A.
– Input rise and fall times: 3 ns. See Figure A.
– Input and output timing reference levels: 1.5
OUT
+3.0 V
WE
CE
GND
IN
CC
power-up, a pull-up resistor to V
10%
Figure A: Input pulse
90%
3 ns
high Z
t
CLZ
90%
L
t
AS
10%
= 5 pF, as in Figures B. Transition is measured ± 200 mV from steady-state voltage.
CC
on CE is required to meet I
10,11
Data undefined
Alliance Memory
t
AW
t
t
t
t
WC
CW
BW
WZ
SB
specification.
®
t
WP
t
DW
D
Data valid
D
OUT
Figure B: 3.3 V Output load
OUT
high Z
Thevenin Equivalent:
255 ?
t
t
AH
WR
168 ?
t
DH
t
OW
AS7C31026C
+1.728 V
+3.3 V
320 ?
C
GND
13
P. 6 of 10