hn58x25128fpiag Renesas Electronics Corporation., hn58x25128fpiag Datasheet
hn58x25128fpiag
Available stocks
Related parts for hn58x25128fpiag
hn58x25128fpiag Summary of contents
Page 1
HN58X25128IAG HN58X25256IAG Serial Peripheral Interface 128k EEPROM (16-kword × 8-bit) 256k EEPROM (32-kword × 8-bit) Electrically Erasable and Programmable Read Only Memory Description HN58X25xxx Series is the Serial Peripheral Interface compatible (SPI) EEPROM (Electrically Erasable and Programmable ROM). It realizes ...
Page 2
... HN58X25128IAG/HN58X25256IAG Ordering Information Type No. Internal organization HN58X25128FPIAG 128-kbit (16834 × 8-bit) HN58X25256FPIAG 256-kbit (32768 × 8-bit) 128-kbit (16834 × 8-bit) HN58X25128TIAG 256-kbit (32768 × 8-bit) HN58X25256TIAG Pin Arrangement 8-pin SOP (Top view) Pin Description Pin name C Serial clock ...
Page 3
HN58X25128IAG/HN58X25256IAG Block Diagram HOLD D Q Absolute Maximum Ratings Parameter Supply voltage relative Input voltage relative Operating temperature range* Storage temperature range Notes: 1. Including electrical ...
Page 4
HN58X25128IAG/HN58X25256IAG DC Characteristics Parameter Input leakage current Output leakage current V current Standby CC Active Output voltage Rev.1.00, Nov.30.2006, page Symbol Min Max I ...
Page 5
HN58X25128IAG/HN58X25256IAG AC Characteristics Test Conditions • Input pules levels: V × 0 V × 0 • Input rise and fall time: ≤ • Input and output timing reference ...
Page 6
HN58X25128IAG/HN58X25256IAG Parameter Clock frequency S active setup time S not active setup time S deselect time S active hold time S not active hold time Clock high time Clock low time Clock rise time Clock fall time Data in setup ...
Page 7
HN58X25128IAG/HN58X25256IAG Timing Waveforms Serial Input Timing S t CHSL C t DVCH D High Impedance Q Hold Timing HOLD Output Timing S C ADDR D LSB IN t CLQV t CLQX Q Rev.1.00, Nov.30.2006, page 7 ...
Page 8
HN58X25128IAG/HN58X25256IAG Pin Function Serial data output (Q) This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of serial clock (C). Serial data input (D) This input signal is ...
Page 9
HN58X25128IAG/HN58X25256IAG Functional Description Functional Description Status Register The following figure shows the Status Register Format. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. Status Register Format ...
Page 10
HN58X25128IAG/HN58X25256IAG Write Enable (WREN): The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device. As shown in the ...
Page 11
HN58X25128IAG/HN58X25256IAG Write Disable (WRDI): One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device. As shown in the following figure, to send this instruction to the device, chip select (S) ...
Page 12
HN58X25128IAG/HN58X25256IAG Read Status Register (RDSR): The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When ...
Page 13
HN58X25128IAG/HN58X25256IAG Write Status Register (WRSR): The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable ...
Page 14
HN58X25128IAG/HN58X25256IAG Read from Memory Array (READ): As shown in the following figure, to send this instruction to the device, chip select (S) is first driven low. The bits of the instruction byte and the address bytes are then shifted in, ...
Page 15
HN58X25128IAG/HN58X25256IAG Write to Memory Array (WRITE): As shown in the following figure, to send this instruction to the device, chip select (S) is first driven low. The bits of the instruction byte, address byte, and at least one data byte ...
Page 16
HN58X25128IAG/HN58X25256IAG Byte Write (WRITE) Sequence (Page ...
Page 17
HN58X25128IAG/HN58X25256IAG Data Protect The protection features of the device are summarized in the following table. When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state possible to write to the ...
Page 18
HN58X25128IAG/HN58X25256IAG Hold Condition The hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence. During the hold condition, the serial data output (Q) is high impedance, and serial data input (D) and ...
Page 19
... HN58X25128IAG/HN58X25256IAG Package Dimensions HN58X25128FPIAG/HN58X25256FPIAG (PRSP0008DF-B / Previous Code: FP-8DBV) JEITA Package Code RENESAS Code P-SOP8-3.9x4.89-1.27 PRSP0008DF Index mark Rev.1.00, Nov.30.2006, page Previous Code MASS[Typ.] FP-8DBV 0.08g F 5 Terminal cross section ( Ni/Pd/Au plating ) NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" ...
Page 20
HN58X25128IAG/HN58X25256IAG HN58X25128TIAG/HN58X25256TIAG (PTSP0014JA-C / Previous Code: TTP-14DBV) JEITA Package Code RENESAS Code P-TSSOP14-4.4x5-0.65 PTSP0014JA Index mark Rev.1.00, Nov.30.2006, page Previous Code MASS[Typ.] TTP-14DBV 0.05g F 8 Terminal cross section 7 *3 ...
Page 21
Revision History Rev. Date Page 1.00 Nov. 30, 2006 Initial issue HN58X25128IAG/HN58X25256IAG Data Sheet Contents of Modification Description ...
Page 22
Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained ...