pt7a4410 Pericom Technology Inc, pt7a4410 Datasheet - Page 15

• Manufacturer Part Number: pt7a4410
• Description: T1/e1/oc3 System Synchronizer
• Manufacturer: Pericom Technology Inc

||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
A simple way to control the Guard Time is shown in Figure 11.
The Guard Time can be calculated as follows:
* V
input, see DC Electrical Characteristics.
PT0106(09/02)
Figure 11. Symmetrical Guard Time Circuit
Figure 13. Timing Example of Unsymmetrical Guard Time Circuit in Automatic Mode
SIH
PT7A4410/4410L
t
Gd
is the logic high going threshold for the GTi Schmitt Trigger
= RC x ln (
SEC
Signal
Status
LOS2
PRI
Signal
Status
LOS1
GTo
GTi
State
GTo
GTi
V
CC
V
150k
- V
CC
R
V
SIH
Good
Normal
SIH
1k
PRI
R
) RC x 0.6
P
Holdover
Bad
+
PRI
10 F
C
T
D
Good
Normal
PRI
15
In cases where fast toggling of the LOS1 input might be ex-
pected, an unsymmetrical Guard Time Circuit is recommended
as shown in Figure 12. This setting ensures that reference
switching does not occur until the entire guard time has ex-
pired. The timing diagram is shown in Figure 13.
Figure 12. Unsymmetrical Guard Time Circuit
PT7A4410/4410L
Holdover
Good
PRI
T
D
T1/E1/OC3 System Synchronizer
Bad
GTi
GTo
150k
Normal
1k
R
R
SEC
D
C
1k
R
PT7A4410/4410L
P
Good
Normal
Data Sheet
PRI
+
10 F
C
Ver:0