ICS8304 Integrated Circuit System, ICS8304 Datasheet

Page 1

... G D ENERAL ESCRIPTION The ICS8304 is a low skew, 1-to-4 Fanout ,&6 Buffer and a member of the HiPerClockS™ HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8304 is characterized at full 3.3V for input V , and mixed 3.3V and DD 2.5V for output operating supply modes (V teed output and part-to-part skew characteristics make ...

Page 2

... www.icst.com/products/hiperclocks.html 2 ICS8304 KEW ANOUT ...

Page 3

... www.icst.com/products/hiperclocks.html 3 ICS8304 KEW B ANOUT 70° ...

Page 4

... www.icst.com/products/hiperclocks.html 4 ICS8304 KEW ANOUT ...

Page 5

... www.icst.com/products/hiperclocks.html 5 ICS8304 KEW B ANOUT 70° ...

Page 6

... DDO LVCMOS GND -1.25V±5% 8304AM LVCMOS / LVTTL EASUREMENT NFORMATION Qx 3. UTPUT OAD EST IRCUIT Qx 3.3V/2. UTPUT OAD EST IRCUIT www.icst.com/products/hiperclocks.html 6 ICS8304 KEW TO B ANOUT UFFER SCOPE SCOPE REV. D APRIL 4, 2002 ...

Page 7

... LVCMOS / LVTTL F /2 DDO V /2 DDO tsk( UTPUT KEW V /2 DDO V /2 DDO tsk(pp ART TO ART KEW 70 NPUT AND UTPUT ISE AND ALL www.icst.com/products/hiperclocks.html 7 ICS8304 KEW B ANOUT 70% 30 IME REV. D APRIL 4, 2002 -4 TO UFFER ...

Page 8

... CLK Q0:Q3 Q0:Q3 8304AM LVCMOS / LVTTL DDO ROPAGATION ELAY V V DDO DDO PERIOD t PW odc = t PERIOD t & ERIOD www.icst.com/products/hiperclocks.html 8 ICS8304 KEW TO B ANOUT UFFER V DDO 2 REV. D APRIL 4, 2002 ...

Page 9

... Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs RANSISTOR OUNT The transistor count for ICS8304 is: 416 8304AM LVCMOS / LVTTL F by Velocity (Linear Feet per Minute 153.3°C/W 112.7° ...

Page 10

... ° 0 www.icst.com/products/hiperclocks.html 10 ICS8304 KEW B ANOUT UFFER ° 8 REV. D APRIL 4, 2002 -4 TO ...

Page 11

... www.icst.com/products/hiperclocks.html 11 ICS8304 KEW ANOUT ° ...

Page 12

... www.icst.com/products/hiperclocks.html 12 ICS8304 KEW ANOUT ...