xr17v254 Exar Corporation, xr17v254 Datasheet - Page 31
xr17v254
Manufacturer Part Number
xr17v254
Description
66mhz Pci Bus Quad Uart With Power Management Support
Manufacturer
Exar Corporation
Datasheet
1.XR17V254.pdf
(70 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr17v254IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr17v254IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
REV. 1.0.0
Automatic hardware or RTS/DTR and CTS/DSR flow control is used to prevent data overrun to the local
receiver FIFO and remote receiver FIFO. The RTS#/DTR# output pin is used to request remote unit to
suspend/restart data transmission while the CTS#/DSR# input pin is monitored to suspend/restart local
transmitter. The auto RTS/DTR and auto CTS/DSR flow control features are individually selected to fit specific
application requirement and enabled through EFR bit[6:7] and MCR bit [2] for either RTS/CTS or DTR/DSR
control signals. The auto RTS/DTR function must be started by asserting RTS/DTR# output pin (MCR bit [0] or
bit [1] to logic 1) after it is enabled.
Two interrupts associated with RTS/DTR and CTS/DSR flow control have been added to give indication when
RTS/DTR# pin or CTS/DSR# pin is de-asserted during operation. The RTS/DTR and CTS/DSR interrupts must
be first enabled by EFR bit [4], and then enabled individually by IER bits [7:6], and chosen with MCR bit [2].
Automatic hardware flow control is selected by setting bits [7 (CTS): 6 (RTS)] of the EFR register to logic 1. If
CTS# pin transitions from LOW to HIGH indicating a flow control request, ISR bit [5] will be set to logic 1, (if
enabled via IER bit [7:6]), and the UART will suspend TX transmissions as soon as the stop bit of the character
in process is shifted out. Transmission is resumed after the CTS# input returns to LOW, indicating more data
may be sent.
4.2
O
UTPUT
R
1000000
400000
460800
500000
750000
921600
EQUIRED
R
T
Automatic Hardware (RTS/CTS or DTR/DSR) Flow Control Operation
ATE
ABLE
D
ATA
12: T
YPICAL DATA RATES WITH A
D
16x Clock
(Decimal)
IVISOR FOR
3.2552
1.6276
3.75
1.5
3
2
66MHZ PCI BUS QUAD UART WITH POWER MANAGEMENT SUPPORT
O
Figure 12
BTAINABLE IN
D
3 12/16
1 10/16
3 4/16
1 8/16
V254
IVISOR
3
2
below explains how it works.
24 MH
DLM P
V
ALUE
Z CRYSTAL OR EXTERNAL CLOCK AT
31
ROGRAM
0
0
0
0
0
0
(HEX)
DLL P
V
ALUE
ROGRAM
3
3
3
2
1
1
(HEX)
DLD P
V
ALUE
ROGRAM
C
A
4
0
0
8
(HEX))
16X S
AMPLING
XR17V254
D
ATA
R
ATE
0.16
0.16
0
0
0
0
E
RROR
(%)