xr68c92 Exar Corporation, xr68c92 Datasheet - Page 4

no-image

xr68c92

Manufacturer Part Number
xr68c92
Description
Xr68c92 -dual Uart With Eight Bytes Transmit And Receive Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr68c92CJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr68c92CJ-F
Quantity:
817
Company:
Part Number:
xr68c92CJTR-F
Quantity:
500
Company:
Part Number:
xr68c92CJTR-F
Quantity:
500
Part Number:
xr68c92CV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr68c92CVTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr68c92IJ
Manufacturer:
eLtrend
Quantity:
46 467
Part Number:
xr68c92IJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr68c92IJ-F
Quantity:
2 247
Part Number:
xr68c92IJTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr68c92IV-F
Quantity:
3 300
XR68C92/192
SYMBOL DESCRIPTION (* 44 pin LQFP)
XTAL1
-RESET
A0-A3
-IACK
-DACK
-CS
D0-D7
R/-W
-INT
Symbol
Rev. 1.33
28,18
27,19
26,20
25,21
2,4,
6,7
44
10
39
24
36
38
41
9
25,16
24,17
23,18
22,19
1,3,
Pin
5,6
40
34
37
35
21
32
9
8
40,42,
22,12
21,13
20,14
19,15
44,1
44*
18
32
35
33
30
3
4
Signal
type
I/O
O
O
I
I
I
I
I
I
Master Reset (active low). A low on this pin will reset all the
outputs and internal registers. The transmitter output and
the receiver input will be disabled during reset time.
Address select lines. To select internal registers.
Interrupt acknowledge (active low). A low on this pin indicates
that the CPU has received an interrupt. If not used, this pin
should be tied to VCC.
Data Transfer Acknowledge ( three-state active low output).
A low on this pin indicates proper transfer of data between
the CPU and XR68C92/192 during read, write and interrupt
cycles.
Chip select (active low). A low at this pin enables the data
bus transfer operation.
Bi-directional data bus. Eight bit, three state data bus to
transfer information to or from the CPU. D0 is the least
significant bit of the data bus and the first serial data bit to be
received or transmitted.
Read/Write strobe. When -CS is asserted, a high on this pin
transfers the contents of the XR68C92/192 data bus to the
CPU, and a low on this pin will transfer the contents of the
CPU data bus to the addressed register.
Interrupt output (open drain, active low) This pin goes low
upon occurrence of one or more of eight maskable interrupt
conditions (when enabled by the interrupt mask register).
CPU can read the interrupt status register to determine the
interrupting condition(s). This output requires a 10k ohms
pull-up resistor.
Crystal input 1 or external clock input. A crystal can be
connected between this pin and XTAL2 pin to utilize the
internal oscillator circuit. An external clock can be used to
clock internal circuit and baud rate generator for custom
transmission rates.
4
Pin Description

Related parts for xr68c92