xr16c850im Exar Corporation, xr16c850im Datasheet - Page 7

no-image

xr16c850im

Manufacturer Part Number
xr16c850im
Description
Uart With 128-byte Fifos And Infrared Irda Encoder/decoder
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16c850im-F
Manufacturer:
TI
Quantity:
418
Part Number:
xr16c850im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16c850imTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
xr
REV. 2.3.1
Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.
Factory Test Mode
For devices with top mark date code of "EC YYWW" and older devices, please note that if IOR# (or IOR) and
IOW# (or IOW) are both asserted simultaneously, the 850 will enter a Factory Test Mode. The most noticeable
Factory Test Mode symptom is the continuous transmission of the same character on the TX pin. This usually
happens during power-up or when another device in the design requires both signals to be asserted
simultaneously (like an SDRAM). A solution to this would be to OR (AND if using active-high signals) the chip
selects with the read and write signals to the XR16C850 as shown below:
For devices with top mark date code of "F2 YYWW" and higher devices, the solution for the Factory Test Mode
given in the figure above has been incorporated into the UART. It will only enter Factory Test Mode when all
three signals (chip select, read and write) are asserted simultaneously.
RESET
RS485
OP1#/
N
GND
VCC
(from CPU
AME
or PLD)
CS#
44-P
PLCC
IOW#
IOR#
38
39
44
22
IN
48-P
TQFP
(Active Low Signals)
34
35
42
18
IN
T
Pwr Power supply input. All inputs are 5V tolerant except for XTAL1 for devices with top
Pwr Power supply common ground.
YPE
O
I
Output Port 1 (General purpose output) or RS-485 Direction Control Signal. RS-
485 direction control can be selected when FCTR Bit-3 is set to “1”. During data
transmit cycle, RS485 pin is low. An inverter is usually required before connecting
to RS-485 Transceiver.
Reset Input (active high). When it is asserted, the UART configuration registers are
reset to default values, see
mark date code of "F2 YYWW" and newer. Devices with top mark date code of "EC
YYWW" and older do not have 5V tolerant inputs.
IOR#
CS2#
IOW#
XR16C850
7
Table 15
(from CPU
or PLD)
CS
2.97V TO 5.5V UART WITH 128-BYTE FIFO
D
ESCRIPTION
.
IOW
IOR
(Active High Signals)
IOR
IOW
CS0 or CS1
XR16C850
XR16C850

Related parts for xr16c850im