78p2352 Maxim Integrated Products, Inc., 78p2352 Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
78p2352
Manufacturer Part Number
78p2352
Description
78p2352 Dual Channel Oc-3/ Stm1-e/ E4
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
1.78P2352.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
78p2352-IEL/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
78p2352-IELR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
78p2352-IGT
Manufacturer:
TERIDIA
Quantity:
20 000
Company:
Part Number:
78p2352-IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
78p2352-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Receive Loss of Signal
The 78P2352 includes a Loss of Signal (LOS)
detector. When the peak value of the received CMI
signal is less than approximately 19dB below
nominal for approximately 110 UI, Receive Loss of
Signal is asserted. The Rx LOS signal is cleared
when
approximately 18dB below nominal for 110 UI.
In ECL mode, the LOSx signal will be asserted when
there are no transitions for longer than 2.3µs. The
signal is cleared when there are more than 4
transitions in 32 UI. It is generally recommended to
use the LOS status signal from the optical
transceiver module.
During Rx LOS conditions, the receive clock will
remain on the last selected phase tap of the Rx DLL
outputting a stable clock while the receive data
outputs are squelched and held at logic ‘0’.
Receive Loss of Lock
The 78P2352 includes an optional Receiver Loss of
Lock detector that will flag if the recovered Rx clock
frequency differs from the reference clock by more
than ±100ppm in an interval greater than 420µs.
This condition is cleared when the frequencies are
less than ±100ppm off for more than 500µs.
TRANSMITTER OPERATION
At the media interface, the transmit driver generates
an analog signal for transmission through either a
transformer and 75Ω coaxial cable or directly to a
fiber optics transceiver for electrical to optical
conversion.
At the host interface, the 78P2352 provides a
number interface options for compatibility with most
off-the-shelf framers and custom ASICs.
selectable 4-bit parallel or nibble interface is
available with both slave or master timing options as
well a serial LVPECL interface with various timing
recovery modes.
Page: 5 of 42
Note: Rx Loss of Signal detection is disabled
during Local Loopback and Receive Monitor
Modes.
Notes:
1. During Rx Loss of Signal (RLOS), the Rx
2. For reliable operation, the LOLOR bit in the
the
Loss of Lock indicator is undefined and may
report either status.
Signal Control register should be toggled
upon power-up and configuration.
received
signal
is
greater
2006 Teridian Semiconductor Corporation
than
A
Each of the serial NRZ transmit timing modes can be
configured in HW mode or SW mode as shown in
the table below.
Synchronous (Re-timing) Tx Serial Modes
In Figure 1, serial NRZ transmit data is input to
SIDxP/N pins at LVPECL levels. By default, the data
is latched in on the rising edge of SICKxP.
integrated FIFO decouples the on chip and off chip
clocks and re-clocks the data using a clean
synthesized clock generated from the provided
reference clock.
provided by the framer/mapper IC for both
channels must be source synchronous with the
provided reference clock when the FIFO is used.
If an off-chip serial transmit clock is not available, as
in Figure 2, the 78P2352 can recover a Tx clock
from the serial NRZ data input and pass the data
through the clock decoupling FIFO. The data is then
re-clocked or re-timed using a clean synthesized
clock generated from the provided reference clock.
In this mode, the NRZ transmit source data for both
channels must be source synchronous with the
reference clock applied at CKREFP/N.
Serial Mode
Synchronous
clock + data
Synchronous
data only
Plesiochronou
s data only
Loop-timing
System Reference Clock
Framer/
Mapper
System Reference Clock
Framer/
Figure 1: Synchronous clock and data available
Mapper
(Tx CDR bypassed, FIFO enabled)
Figure 2: Synchronous data only
(Tx CDR enabled, FIFO enabled)
140 / 155 MHz
140 / 155 MHz
140 / 155 MHz
HW Control Pins SW Control Bits
SDI_PAR
NRZ
NRZ
NRZ
NRZ
Low
Low
Low
n/a
As such, the SICKxP/N clock
SIxDP/N
SIxCKP/N
SOxCKP/N
SOxDP/N
OC-3/ STM1-E/ E4 LIU
SIxDP/N
SOxCKP/N
SOxDP/N
CKMODE PAR
Floating
CKREFP/N
78P2352
High
Low
n/a
78P2352
TDK
CKREFP/N
TDK
Dual Channel
CMIxP/N
RXxP/N
CMIxP/N
RXxP/N
X
0
0
0
CMI
CMI
CMI
CMI
78P2352
SMOD[1:0]
XFMR
XFMR
0 0
1 0
0 1
XFMR
XFMR
11
Rev. 2.4
Coax
Coax
An
Coax
Coax