ak5702 AKM Semiconductor, Inc., ak5702 Datasheet - Page 56
![no-image](/images/no-image-200.jpg)
ak5702
Manufacturer Part Number
ak5702
Description
4-channel Adc With Pll & Mic-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK5702.pdf
(76 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AK5702
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak5702VN-L
Manufacturer:
AKM
Quantity:
20 000
MS0623-E-00
Addr
Addr
Addr
04H
05H
06H
DIF1-0: Audio Interface Format (Table 14)
BCKP: BCLK/BCLK Polarity at DSP Mode (Table 17)
MSBS: LRCK/LRCK Phase at DSP Mode (Table 17)
MIXA: ADCA Output Data Select (Table 18)
TDM1-0: TDM Format Select (Table 14, Table 15 Table 16)
FS3-0: Sampling Frequency Select (Table 5 and Table 6) and MCKI Frequency Select (Table 11)
BCKO1-0: BCLK Output Frequency Select at Master Mode (Table 10)
HPFA1-0: Offset Cancel HPF Cut-off Frequency and ADCA Initialization Cycle (Table 20, Table 37)
INCA: ADCA Initialization Cycle (Table 37)
PS1-0: MCKO Output Frequency Select (Table 9)
MCKO: Master Clock Output Enable
Default: “11” (I
0: SDTO is output by the rising edge (“↑”) of BCLK/BCLK. (default)
1: SDTO is output by the falling edge (“↓”) of BCLK/BCLK.
0: The rising edge (“↑”) of LRCK/LRCK is half clock of BCLK/BCLK before the channel change. (default)
1: The rising edge (“↑”) of LRCK/LRCK is one clock of BCLK/BCLK before the channel change.
0: Normal operation (default)
1: (L+R)/2
Default: “1111” (44.1kHz)
Default: “01” (32fs)
Default: “00” (fc=3.4Hz@fs=44.1kHz, Init Cycle=3088/fs)
0: When HPFA1-0 bits = “00”, “01”, “10”, INCA bit is invalid, when HPFA1-0 bits = “11”, ADCA Initialization
1: When HPFA1-0 bits = “00”, “01”, “10”, INCA bit is invalid, when HPFA1-0 bits = “11”, ADCA Initialization
Default: “00” (256fs)
0: Disable: MCKO pin = “L” (default)
1: Enable: Output frequency is selected by PS1-0 bits.
Cycle becomes 3088/fs.
Cycle becomes 1552/fs.
Register Name
Audio Format Select
Register Name
fs Select
Register Name
Clock Output Select
FS3-0 bits select sampling frequency at PLL mode and MCKI frequency at EXT mode.
Default
Default
Default
2
S)
HPFA1
TDM1
INCA
D7
D7
D7
0
0
0
TDM0
HPFA0
D6
D6
D6
0
0
0
0
- 56 -
BCKO1
D5
1
1
D5
D5
0
0
0
MIXA
BCKO0
D4
D4
D4
0
1
0
0
MSBS
D3
FS3
D3
D3
0
1
0
0
BCKP
MCKO
D2
FS2
D2
D2
0
1
0
DIF1
FS1
PS1
D1
D1
D1
1
1
0
[AK5702]
2007/06
DIF0
FS0
PS0
D0
D0
D0
1
1
0