ak5701 AKM Semiconductor, Inc., ak5701 Datasheet - Page 40
ak5701
Manufacturer Part Number
ak5701
Description
16-bit ?? Stereo Adc With Pll & Mic-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK5701.pdf
(64 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ak5701KN-L
Manufacturer:
SKYWORKS
Quantity:
489
Company:
Part Number:
ak5701VN
Manufacturer:
MPS
Quantity:
10 000
Part Number:
ak5701VN
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak5701VN-L
Manufacturer:
ROHM
Quantity:
2 500
Part Number:
ak5701VN-L
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak5701VNP-L
Manufacturer:
AKM Semiconductor Inc
Quantity:
1 874
Company:
Part Number:
ak5701VNP-L
Manufacturer:
ST
Quantity:
7 190
■
Internal registers may be written by using the 3-wire µP interface pins (CSN, CCLK and CDTI). The CSP pin selects the
polarity of the CSN pin and chip address.
1) CSP pin = “L”
The data on this interface consists of a 2-bit Chip address (Fixed to “10”), Read/Write (Fixed to “1”), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (“↑”) of CCLK. Address
and data are latched on the 16th CCLK rising edge (“↑”) after CSN falling edge(“↓”). CSN should be set to “H” once after
16 CCLKs for each address. Clock speed of CCLK is 7MHz (max). The value of internal registers are initialized by the
PDN pin = “L”.
2) CSP pin = “H”
The data on this interface consists of a 2-bit Chip address (Fixed to “01”), Read/Write (Fixed to “1”), Register address
(MSB first, 5bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge (“↑”) of CCLK. Address
and data are latched on the 16th CCLK rising edge (“↑”) after CSN rising edge(“↑”). CSN should be set to “L” once after
16 CCLKs for each address. Clock speed of CCLK is 7MHz (max). The value of internal registers are initialized by the
PDN pin = “L”.
MS0404-E-02
Serial Control Interface
CCLK
CCLK
CDTI
CDTI
CSN
CSN
Clock, “H” or “L”
Clock, “H” or “L”
“H” or “L”
“H” or “L”
Figure 42. Serial Control I/F Timing (CSP pin = “H”)
Figure 41. Serial Control I/F Timing (CSP pin = “L”)
C1-C0: Chip Address (C1 = “1”, C0 = CAD0) ; Fixed to “10”
R/W:
A4-A0:
D7-D0: Control data
C1-C0: Chip Address (C1 = “0”, C0 = CAD1) ; Fixed to “01”
R/W:
A4-A0:
D7-D0: Control data
C1 C0
C1 C0
0
0
1
1
R/W
R/W
2
2
READ/WRITE (“1”: WRITE, “0”: READ); Fixed to “1”
Register Address
READ/WRITE (“1”: WRITE, “0”: READ); Fixed to “1”
Register Address
A4
A4
3
3
A3
A3
4
4
A2
A2
5
5
- 40 -
A1 A0
A1 A0
6
6
7
7
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
8
8
9
9
10 11 12 13 14 15
10 11 12 13 14 15
Clock, “H” or “L”
Clock, “H” or “L”
“H” or “L”
“H” or “L”
[AK5701]
2007/08