w925e625 ETC-unknow, w925e625 Datasheet - Page 28
![no-image](/images/no-image-200.jpg)
w925e625
Manufacturer Part Number
w925e625
Description
8-bit Cid Microcontroller
Manufacturer
ETC-unknow
Datasheet
1.W925E625.pdf
(75 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
w925e625FG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
STATUS REGISTER
X2UP:Sub-crystal oscillator warm-up status. When set, this bit indicates the crystal oscillator has
HIP: High Priority Interrupt Status. When set, it indicates that software is servicing a high priority
LIP: Low Priority Interrupt Status. When set, it indicates that software is servicing a low priority
X1UP:Crystal Oscillator Warm-up Status. When set, this bit indicates the crystal oscillator has
※
(CKCON1.0 = “1”, M/S) & disable X1 OSC (PMR.3 = “1”, X1OFF).
FSK TRANSIMT CONTROL REGISTER
FTE: FSK transmit Enable; Enable:1, Disable=0
FTM: FSK signal Standard; Bellcore:1, V.23=0
FDS: FSK data sending status
LO0, LO1: FSK transmit level option
Please insert at least 10 instructions NOP after X2UP = ”1”, then switch Fsys = Fs
interrupt. This bit will be cleared when the program executes the corresponding RETI instruction.
interrupt. This bit will be cleared when the program executes the corresponding RETI instruction.
Bit:
completed the warm-up delay. When X2OFF bit is set, hardware will clear this bit. There are two
options which are selected by option code for warm-up delay, one is 1024 clocks warm-up
delay, other is 65536 clocks warm-up delay.
completed the 65536 clocks warm-up delay. Each time the crystal oscillator is restarted by exit
from power down mode or the X1OFF bit is set, hardware will clear this bit. This bit is set to 1
after a power-on reset. When this bit is cleared, it prevents software from setting the XT/ RG bit
to enable CPU operation from crystal oscillator. There are two options which is selected by
option code for warm-up delay, one is 4096 clocks warm-up delay, other is 65536 clocks warm-
up delay.
X2UP
Mnemonic: STATUS
Mnemonic: FSKTC
7
FSK output level
Bit:
150Mv
120Mv
95Mv
75Mv
HIP
6
FTE
7
FTM
LIP
5
6
LO1
0
0
1
1
FDS
X1UP
- 28 -
5
4
LO0
4
0
1
0
1
-
3
-
3
-
Address: C5h
Address: C6h
(initial=00H)
2
-
2
-
W925E/C625
(initial=00H)
1
-
LO1
1
LO0
0
-
0