cop87l88rd National Semiconductor Corporation, cop87l88rd Datasheet
cop87l88rd
Related parts for cop87l88rd
cop87l88rd Summary of contents
Page 1
... COP8 software and hardware develop- ment tools. Device Memory (bytes) COP87L88GD 16k EPROM COP87L88RD 32k EPROM Key Features n 8-channel A/D converter with prescaler and both differential and single ended modes n Idle Timer with 5 selectable Wake-Up periods n Three 16-bit timers, each with two 16-bit registers supporting: — ...
Page 2
... Block Diagram Connection Diagrams Note: -X Crystal Oscillator -E Halt Mode Enabled www.national.com FIGURE 1. Block Diagram Plastic Chip Carrier DS012526-2 Top View Order Number COP87L88RDV-XE, or COP87L88GDV-XE See NS Plastic Chip Package Number V44A FIGURE 2. Connection Diagrams 2 DS012526-1 ...
Page 3
Connection Diagrams (Continued) Pinouts for 40- and 44-Pin Packages Port Type L0 I/O L1 I/O L2 I/O L3 I/O L4 I/O L5 I/O L6 I/O L7 I/O G0 I/O G1 WDOUT G2 I/O G3 I/O G4 I/O G5 I/O G6 ...
Page 4
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage at Any Pin Total Current into V Pin CC (Source) DC Electrical Characteristics ...
Page 5
AC Electrical Characteristics −40˚C T +85˚C unless otherwise specified A Parameter Instruction Cycle Time ( Crystal, Resonator, R/C Oscillator CKI Clock Duty Cycle (Note 9) Rise Time (Note 9) Fall Time (Note 9) Inputs t SETUP t HOLD ...
Page 6
A/D Converter Specifications = 5V ± V 10%, (V –0.050V) Any Input CC SS Parameter Resolution Absolute Accuracy Non-Linearity Differential Non-Linearity Common Mode Input Range (Note 12) DC Common Mode Error Off Channel Leakage Current On Channel Leakage Current A/D ...
Page 7
Typical Performance Characteristics = +125˚C) (−55˚ DS012526-22 DS012526-24 DS012526-26 7 DS012526-23 DS012526-25 www.national.com ...
Page 8
Pin Descriptions V and GND are the power supply pins. All V CC pins must be connected. CKI is the clock input. This can come from an R/C generated oscillator crystal oscillator (in conjunction with CKO). See Oscillator ...
Page 9
Pin Descriptions (Continued) Note: Care must be exercised with the D2 pin operation. At RESET, the ex- ternal loads on this pin must ensure that the output voltages stay above 0 prevent the chip from entering special modes. ...
Page 10
Data Memory Segment RAM Extension (Continued) The instructions that utilize the stack pointer (SP) always ref- erence the stack as part of the base segment (Segment 0), regardless of the contents of the S register. The S register is not ...
Page 11
Oscillator Circuits (Continued) DS012526-8 DS012526-9 FIGURE 7. Crystal and R/C Oscillator Diagrams TABLE 1. Crystal Oscillator Configuration CKI Freq ( (pF) (pF) (MHz 30– 30–36 ...
Page 12
CONTROL REGISTERS T2ENB Timer T2 Interrupt Enable for Timer Underflow or T2B Input capture edge T3CNTRL Register (Address X'00B6) T3C3 T3C2 T3C1 T3C0 T3PNDA T3ENA Bit 7 The T3CNTRL control register contains the following bits: T3C3 Timer T3 mode control ...
Page 13
Timers (Continued) FIGURE 8. Functional Block Diagram for Idle Timer T0 TIMER T1, TIMER T2 AND TIMER T3 The device has a set of three powerful timer/counter blocks, T1, T2 and T3. The associated features and functioning of a timer ...
Page 14
Timers (Continued) FIGURE 9. Timer in PWM Mode Mode 2. External Event Counter Mode This mode is quite similar to the processor independent PWM mode described above. The main difference is that the timer, Tx, is clocked by the input ...
Page 15
Timers (Continued) The timer mode control bits (TxC3, TxC2 and TxC1) are detailed below: Mode TxC3 TxC2 TxC1 ...
Page 16
Power Save Modes (Continued) IDLE MODE The device is placed in the IDLE mode by writing a “1” to the IDLE flag (G6 data bit). In this mode, all activities, except the associated on-board oscillator circuitry, the WATCHDOG logic, the ...
Page 17
Multi-Input Wakeup (Continued) selects the trigger condition positive edge. Changing an edge select entails several steps in order to avoid a pseudo Wakeup condition as a result of the edge change. First, the associated WKEN bit should ...
Page 18
A/D Converter (Continued) CHANNEL SELECT This 3-bit field selects one of eight channels to be the V The mode selection determines the V IN− Single Ended mode: Bit 7 Bit 6 Bit ...
Page 19
A/D Converter (Continued) The A/D converter takes 17 A/D clock cycles to complete a conversion. Thus the minimum A/D conversion time for the device is 10.2 µs when a prescaler of 6 has been selected. The 17 A/D clock cycles ...
Page 20
Interrupts (Continued) MASKABLE INTERRUPTS All interrupts other than the Software Trap are maskable. Each maskable interrupt has an associated enable bit and pending flag bit. The pending bit is set to 1 when the interrupt condition occurs. The state of ...
Page 21
Interrupts (Continued) An interrupt service routine typically ends with an RETI in- struction. This instruction sets the GIE bit back to 1, pops the address stored on the stack, and restores that address to the program counter. Program execution then ...
Page 22
Interrupts (Continued) Arbitration Ranking (1) Highest Software (2) Reserved (3) External (4) Timer T0 (5) Timer T1 (6) Timer T1 (7) MICROWIRE/PLUS (8) Reserved (9) Reserved (10) Reserved (11) Timer T2 (12) Timer T2 (13) Timer T3 (14) Timer T3 ...
Page 23
Interrupts (Continued) DS012526-29 FIGURE 15. VIS Operation DS012526-30 FIGURE 16. VIS Flowchart 23 www.national.com ...
Page 24
Interrupts (Continued) Programming Example: External Interrupt PSW =00EF CNTRL =00EE RBIT 0,PORTGC RBIT 0,PORTGD SBIT IEDG, CNTRL SBIT EXEN, PSW SBIT GIE, PSW WAIT: JP WAIT . . . .=0FF VIS . . . .=01FA .ADDRW SERVICE . . INT_EXIT: ...
Page 25
Interrupts (Continued) NON-MASKABLE INTERRUPT Pending Flag There is a pending flag bit associated with the non-maskable interrupt, called STPND. This pending flag is not memory- mapped and cannot be accessed directly by the software. The pending flag is reset to ...
Page 26
WATCHDOG The device contains a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or “runaway” programs. The Clock Monitor is used to detect the ...
Page 27
WATCHDOG Operation (Continued) • The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in or- der to avoid a WATCHDOG error. • Subsequent WATCHDOG services must match all three data fields in WDSVR ...
Page 28
MICROWIRE/PLUS (Continued) Key Window Data Data Match Match Don’t Care Mismatch Mismatch Don’t Care Don’t Care Don’t Care TABLE 8. MICROWIRE/PLUS Master Mode Clock Selection SL1 SL0 ...
Page 29
MICROWIRE/PLUS (Continued) FIGURE 18. MICROWIRE/PLUS Application DS012526-16 29 www.national.com ...
Page 30
Memory Map All RAM, ports and registers (except A and PC) are mapped into data memory address space. Address Contents S/ADD REG 0000 to 006F On-Chip RAM bytes (112 bytes) 0070 to 007F Unused RAM Address Space (Reads As All ...
Page 31
Addressing Modes There are ten addressing modes, six for operand addressing and four for transfer of control. OPERAND ADDRESSING MODES Register Indirect This is the “normal” addressing mode. The operand is the data memory addressed by the B pointer or ...
Page 32
Instruction Set (Continued) INSTRUCTION SET ADD A,Meml ADD ADC A,Meml ADD with Carry SUBC A,Meml Subtract with Carry AND A,Meml Logical AND ANDSZ A,Imm Logical AND Immed., Skip if Zero OR A,Meml Logical OR XOR A,Meml Logical EXclusive OR IFEQ ...
Page 33
Instruction Set (Continued) INSTRUCTION SET (Continued) JSRL Addr. Jump SubRoutine Long JSR Addr Jump SubRoutine JID Jump InDirect RET RETurn from subroutine RETSK RETurn and SKip RETI RETurn from Interrupt INTR Generate an Interrupt NOP No OPeration [SP] PL, [SP−1] ...
Page 34
Instruction Execution Time Most instructions are single byte (with immediate addressing mode instructions taking two bytes). Most single byte instructions take one cycle time to execute. See the BYTES and CYCLES per INSTRUCTION table for details. Bytes and Cycles per ...
Page 35
Nibble Lower 35 www.national.com ...
Page 36
Development Tools Support OVERVIEW National is engaged with an international community of inde- pendent 3rd party vendors who provide hardware and soft- ware development tool support. Through National’s interac- tion and guidance, these tools cooperate to form a choice of ...
Page 37
Development Tools Support (Continued) COP8 Real-Time Emulation Tools • COP8-DM: MetaLink Debug Module. A moderately priced real-time in-circuit emulation tool, with COP8 de- vice programmer. Includes COP8-NSDEV, DriveWay COP8 Demo, MetaLink Debugger, power supply, emula- tion cables and adapters. • ...
Page 38
Development Tools Support WHERE TO GET TOOLS Tools are ordered directly from the following vendors. Please go to the vendor’s web site for current listings of distributors. Vendor Home Office Aisys U.S.A.: Santa Clara, CA 1-408-327-8820 fax: 1-408-327-8830 Byte Craft ...
Page 39
... Physical Dimensions inches (millimeters) unless otherwise noted Order Number COP87L88RDV-XE or COP87L88GDV-XE LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1 ...