mc9s08se4 Freescale Semiconductor, Inc, mc9s08se4 Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc9s08se4
Manufacturer Part Number
mc9s08se4
Description
8-bit Hcs08 Central Processor Unit
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC9S08SE4.pdf
(38 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc9s08se4C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Electrical Characteristics
3.10
This section describes ac timing characteristics for each peripheral system.
3.10.1
24
1
2
3
4
5
6
Num
Typical values are based on characterization data at V
This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to
override reset requests from internal sources.
When any reset is initiated, internal circuitry drives the reset pin (if enabled, RSTPE = 1) low for about 34 cycles of t
To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t
rises above V
This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
Timing is shown with respect to 20% V
1
2
3
4
5
6
7
8
9
C
D
D
D
D
D
D
D
D
C
AC Characteristics
Control Timing
Bus frequency (t
Internal low power oscillator period
External reset pulse width
Reset low drive
BKGD/MS setup time after issuing background
debug force reset to enter user or BDM modes
BKGD/MS hold time after issuing background debug
force reset to enter user or BDM modes
IRQ pulse width
Pin interrupt pulse width
Port rise and fall time —
Low output drive (PTxDS = 0) (load = 50 pF)
Port rise and fall time —
High output drive (PTxDS = 1) (load = 50 pF)
LVD
Asynchronous path
Synchronous path
Asynchronous path
Synchronous path
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
Slew rate control enabled (PTxSE = 1)
Slew rate control disabled (PTxSE = 0)
.
RESET PIN
3
cyc
= 1/f
5
5
2
2
Rating
MC9S08SE8 Series MCU Data Sheet, Rev. 2
Bus
2
DD
)
and 80% V
Table 13. Control Timing
Figure 16. Reset Timing
4
DD
DD
levels. Temperature range –40 °C to 125 °C.
6
= 5.0 V, 25 °C unless otherwise stated.
t
extrst
t
t
t
t
Symbol
ILIH,
ILIH,
Rise
Rise
t
t
t
MSSU
t
t
rstdrv
f
extrst
MSH
LPO
Bus
, t
, t
t
t
IHIL
IHIL
Fall
Fall
1.5 x t
1.5 x t
34 x t
Min
700
100
500
100
100
100
DC
—
—
cyc
cyc
cyc
Typical
40
75
11
35
—
—
—
—
—
—
—
—
Freescale Semiconductor
1
1300
Max
10
—
—
—
—
—
—
—
—
MSH
after V
cyc
MHz
Unit
.
μs
ns
ns
ns
μs
ns
ns
ns
ns
DD