mc9s08dz32 Freescale Semiconductor, Inc, mc9s08dz32 Datasheet - Page 79

no-image

mc9s08dz32

Manufacturer Part Number
mc9s08dz32
Description
Hcs08 Microcontrollers 8-bit Can Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08dz32ACLC
Manufacturer:
OMRON
Quantity:
20 000
Part Number:
mc9s08dz32ACLC
Manufacturer:
FREESCALE
Quantity:
4 354
Part Number:
mc9s08dz32ACLC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08dz32ACLC
Manufacturer:
FREESCALE
Quantity:
4 354
Part Number:
mc9s08dz32ACLF
Manufacturer:
FREESCALE
Quantity:
870
Part Number:
mc9s08dz32ACLF
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
mc9s08dz32ACLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08dz32ACLF
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s08dz32ACLF
Quantity:
300
Part Number:
mc9s08dz32ACLH
Manufacturer:
FREESCALE
Quantity:
201
1
5.8.3
This high page register contains a single write-only control bit. A serial background command such as
WRITE_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are
ignored. Reads always return 0x00.
Freescale Semiconductor
BDFR is writable only through serial background debug commands, not from user programs.
Reset:
BDFR
Field
Field
LOC
LVD
2
1
0
W
R
System Background Debug Force Reset Register (SBDFR)
Loss of Clock — Reset was caused by a loss of external clock.
0 Reset not caused by loss of external clock
1 Reset caused by loss of external clock
Low-Voltage Detect — If the LVDRE bit is set and the supply drops below the LVD trip voltage, an LVD reset will
occur. This bit is also set by POR.
0 Reset not caused by LVD trip or POR.
1 Reset caused by LVD trip or POR.
Background Debug Force Reset — A serial background command such as WRITE_BYTE can be used to allow
an external debug host to force a target system reset. Writing 1 to this bit forces an MCU reset. This bit cannot
be written from a user program.
0
0
7
Figure 5-4. System Background Debug Force Reset Register (SBDFR)
= Unimplemented or Reserved
0
0
6
Table 5-4. SBDFR Register Field Descriptions
Table 5-3. SRS Register Field Descriptions
MC9S08DZ60 Series Data Sheet, Rev. 3
0
0
5
0
0
4
Description
Description
Chapter 5 Resets, Interrupts, and General System Control
3
0
0
0
0
2
0
0
1
BDFR
0
0
0
1
79

Related parts for mc9s08dz32