ep9302 Cirrus Logic, Inc., ep9302 Datasheet - Page 34

no-image

ep9302

Manufacturer Part Number
ep9302
Description
High-speed Arm9 System-on-chip Processor With Maverickcrunch
Manufacturer
Cirrus Logic, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9302
Manufacturer:
HAR
Quantity:
30
Part Number:
ep9302-CQ
Manufacturer:
ALTERA
0
Part Number:
ep9302-CQ2
Manufacturer:
ALTERA
0
Part Number:
ep9302-CQZ
Manufacturer:
Cirrus
Quantity:
3 295
Part Number:
ep9302-CQZ
Manufacturer:
ALTERA
Quantity:
672
Part Number:
ep9302-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
ep9302-CQZ
Manufacturer:
ALTERA
0
Part Number:
ep9302-CQZ
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
ep9302-CQZ
Quantity:
3 600
Company:
Part Number:
ep9302-CQZ
Quantity:
640
Part Number:
ep9302-EQZ
Manufacturer:
TI
Quantity:
12 000
Part Number:
ep9302-IQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
ep9302CQZ
Manufacturer:
CIRRUS
Quantity:
20 000
EP9302
High-speed ARM9 System-on-chip Processor with MaverickCrunch
ADC
Using the ADC:
This ADC has a state-machine based conversion engine that automates the conversion process. The initiator for a
conversion is the read access of the TSXYResult register by the CPU. The data returned from reading this register
contains the result as well as the status bit indicating the state of the ADC. However, this peripheral requires a delay
between each successful conversion and the issue of the next conversion command, or else the returned value of
successive samples may not reflect the analog input. Since the state of the ADC state machine is returned through the
same channel used to initiate the conversion process, there must be a delay inserted after every complete conversion.
Note that reading TSXYResult during a conversion will not affect the result of the ongoing process.
The following is a recommended procedure for safely polling the ADC from software:
34
Resolution
Integral non-linearity
Offset error
Full scale error
Maximum sample rate
Channel switch settling time
Noise (RMS) - typical
Note:
1. Read the TSXYResult register into a local variable to initiate a conversion.
2. If the value of bit 31 of the local variable is '0' then repeat step 1.
3. Delay long enough to meet the maximum sample rate as shown above.
4. Mask the local variable with 0xFFFF to remove extraneous data.
5. If signed mode is used, do a sign extend of the lower halfword.
6. Return the sampled value.
ADIV refers to bit 16 in the KeyTchClkDiv register.
ADIV = 0 means the input clock to the ADC module is equal to the external 14.7456 MHz clock divided by 4.
ADIV = 1 means the input clock to the ADC module is equal to the external 14.7456 MHz clock divided by 16.
Parameter
©
Copyright 2005 Cirrus Logic (All Rights Reserved)
FFFF
61A8
0000
9E58
Figure 21. ADC Transfer Function
0
Range of 0 to 3.3 V
A/D Converter Transfer Function
No missing codes
(approximately ±25,000 counts)
Comment
ADIV = 0
ADIV = 1
ADIV = 0
ADIV = 1
Vref/2
50K counts (approximate)
Vref
Value
0.01%
0.2%
3750
±15
925
500
120
2
Samples per second
Samples per second
Units
mV
ms
µV
µs
DS653PP3

Related parts for ep9302