atxmega128d4-mh ATMEL Corporation, atxmega128d4-mh Datasheet
atxmega128d4-mh
Available stocks
Related parts for atxmega128d4-mh
atxmega128d4-mh Summary of contents
Page 1
... Motor control • • Board control Networking • • White Goods Optical 2 C and SMBus compatible) • Hand-held battery applications • Power tools • HVAC • Metering • Medical Applications 8/16-bit XMEGA D4 Microcontroller ATxmega128D4 ATxmega64D4 ATxmega32D4 ATxmega16D4 Preliminary 8135F–AVR–02/10 ...
Page 2
... Ordering Information Ordering Code Flash ATxmega128D4- AU 128 ATxmega64D4- ATxmega32D4- ATxmega16D4- ATxmega128D4- MH 128 ATxmega64D4- ATxmega32D4- ATxmega16D4- ATxmega32D4- ATxmega16D4- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information. ...
Page 3
Pinout/Block Diagram Figure 2-1. Bock Diagram and TQFP/QFN pinout INDEX CORNER PA5 PA6 PA7 PB0 PB1 PB2 PB3 GND VCC PC0 PC1 Notes: 1. For full details on pinout and pin functions refer to 2. The large center pad ...
Page 4
Figure 2-2. Table 2- 8135F–AVR–02/10 VFBGA pinout Top view VFBGA pinout PA3 AVCC GND PA4 PA1 ...
Page 5
Overview The XMEGA family of low power, high performance and peripheral rich CMOS 8/16-bit microcontrollers based on the AVR instructions in a single clock cycle, the XMEGA D4 achieves throughputs approaching 1 Million Instructions Per Second ...
Page 6
Block Diagram Figure 3-1. XMEGA D4 Block Diagram A[0..7] PORT A (8) ACA ADCA AREFA VCC/10 Int. Refs. Tempref AREFB B[0..7] PORT B (8) IRCOM 8135F–AVR–02/10 PR[0..1] XTAL1/ TOSC1 XTAL2/ TOSC2 Oscillator Circuits/ Clock PORT R (2) Generation DATA ...
Page 7
... Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. 4.1 Recommended reading • XMEGA D Manual • XMEGA Application Notes This device datasheet only contains part specific information and a short description of each peripheral and module. The XMEGA D Manual describes the modules and peripherals in depth. ...
Page 8
AVR CPU 6.1 Features • 8/16-bit high performance AVR RISC Architecture – 138 instructions – Hardware multiplier • 32x8-bit registers directly connected to the ALU • Stack in RAM • Stack Pointer accessible in I/O memory space • Direct ...
Page 9
This concept enables instructions to be executed in every clock cycle. The program memory is In-System Re-programmable Flash memory. 6.3 Register File The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access ...
Page 10
Memories 7.1 Features • Flash Program Memory – One linear address space – In-System Programmable – Self-Programming and Bootloader support – Application Section for application code – Application Table Section for application code or data storage – Boot Section ...
Page 11
In-System Programmable Flash Program Memory The XMEGA D4 devices contain On-chip In-System Programmable Flash memory for program storage, see Flash address location is 16 bits. The Program Flash memory space is divided into Application and Boot sections. Both sections ...
Page 12
... EEPROM (1 KB) 13FF RESERVED 2000 Internal SRAM (4 KB) 2FFF 50. XMEGA D4 Byte Address ATxmega16D4 0 I/O Registers (4KB) FFF 1000 EEPROM (1 KB) 13FF RESERVED 2000 Internal SRAM (2 KB) 27FF Byte Address ATxmega128D4 0 I/O Registers (4 KB) FFF 1000 EEPROM (2K) 17FF RESERVED 2000 Internal SRAM (8K) 3FFF ”Periph- 12 ...
Page 13
... Table 7-1. ATxmega16D4 ATxmega32D4 ATxmega64D4 ATxmega128D4 7.6 User Signature Row The User Signature Row is a separate memory section that is fully accessible (read and write) from application software and external programming. The user signature row is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial numbers or identification numbers, random number seeds etc ...
Page 14
... Table 7-3. Devices EEPROM Size ATxmega16D4 1 KB ATxmega32D4 1 KB ATxmega64D4 2 KB ATxmega128D4 2 KB 8135F–AVR–02/10 Number of words and Pages in the Flash. FWORD FPAGE (words) 128 Z[6:0] Z[13:7] 128 ...
Page 15
Event System 8.1 Features • Inter-peripheral communication and signalling with minimum latency • CPU independent operation • 4 Event Channels allow for signals to be routed at the same time • 100% predictable timing between peripherals ...
Page 16
Figure 8-1. The Event Routing Network can directly connect together ADCs, Analog Comparators (ACx), I/O ports (PORTx), the Real-time Counter (RTC), Timer/Counters (T/C) and the IR Communica- tion Module (IRCOM). Events can also be generated from software (CPU). All events ...
Page 17
System Clock and Clock options 9.1 Features • Fast start-up time • Safe run-time clock switching • Internal Oscillators: – 32 MHz run-time calibrated RC oscillator – 2 MHz run-time calibrated RC oscillator – 32.768 kHz calibrated RC oscillator ...
Page 18
Figure 9-1. Run-Time Calibrated Each clock source is briefly described in the following sub-sections. 9.3 Clock Options 9.3.1 32 kHz Ultra Low Power Internal Oscillator The 32 kHz Ultra Low Power (ULP) Internal Oscillator is a very low power consumption ...
Page 19
Crystal Oscillator The 32.768 kHz Crystal Oscillator is a low power driver for an external watch crystal. It can be used as system clock source or as asynchronous clock source for the Real Time Counter. 9.3.4 0.4 ...
Page 20
Power Management and Sleep Modes 10.1 Features • 5 sleep modes – Idle – Power-down – Power-save – Standby – Extended standby • Power Reduction registers to disable clocks to unused peripherals 10.2 Overview XMEGA provides various sleep modes ...
Page 21
Standby Mode Standby mode is identical to Power-down with the exception that all enabled system clock sources are kept running, while the CPU, Peripheral and RTC clocks are stopped. This reduces the wake-up time when external crystals or resonators ...
Page 22
System Control and Reset 11.1 Features • Multiple reset sources for safe operation and device reset – Power-On Reset – External Reset – Watchdog Reset – Brown-Out Reset – PDI reset – Software reset • Asynchronous reset – No ...
Page 23
PDI reset The MCU can be reset through the Program and Debug Interface (PDI). 11.3.6 Software reset The MCU can be reset by the CPU writing to a special I/O register through a timed sequence. 12. WDT - Watchdog ...
Page 24
PMIC - Programmable Multi-level Interrupt Controller 13.1 Features • Separate interrupt vector for each interrupt • Short, predictable interrupt response time • Programmable Multi-level Interrupt Controller – 3 programmable interrupt levels – Selectable priority scheme within low level interrupts ...
Page 25
Table 13-1. Reset and Interrupt Vectors (Continued) Program Address (Base Address) Source 0x05A TWIE_INT_base 0x05E TCE0_INT_base 0x080 PORTD_INT_base 0x084 PORTA_INT_base 0x088 ACA_INT_base 0x08E ADCA_INT_base 0x09A TCD0_INT_base 0x0AE SPID_INT_vector 0x0B0 USARTD0_INT_base 8135F–AVR–02/10 Interrupt Description Two-Wire Interface on Port E Interrupt base ...
Page 26
I/O Ports 14.1 Features • Selectable input and output configuration for each pin individually • Flexible pin configuration through dedicated Pin Configuration Register • Synchronous and/or asynchronous input sensing with port interrupts and events – Sense both edges – ...
Page 27
Push-pull Figure 14-1. I/O configuration - Totem-pole 14.3.2 Pull-down Figure 14-2. I/O configuration - Totem-pole with pull-down (on input) 14.3.3 Pull-up Figure 14-3. I/O configuration - Totem-pole with pull-up (on input) 14.3.4 Bus-keeper The bus-keeper’s weak output produces the ...
Page 28
Figure 14-4. I/O configuration - Totem-pole with bus-keeper 14.3.5 Others Figure 14-5. Output configuration - Wired-OR with optional pull-down Figure 14-6. I/O configuration - Wired-AND with optional pull-up 8135F–AVR–02/10 DIRn OUTn INn OUTn INn INn OUTn XMEGA ...
Page 29
Input sensing • Sense both edges • Sense rising edges • Sense falling edges • Sense low level Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure ...
Page 30
T/C - 16-bit Timer/Counter 15.1 Features • Four 16-bit Timer/Counters – Three Timer/Counters of type 0 – One Timer/Counters of type 1 • Three Compare or Capture (CC) Channels in Timer/Counter 0 • Two Compare or Capture (CC) Channels ...
Page 31
Figure 15-1. Overview of a Timer/Counter and closely related peripherals Timer/Counter Base Counter Timer Period Compare/Capture Channel B Compare/Capture Channel A Comparator The Hi-Resolution Extension can be enabled to increase the waveform generation resolution by 2 bits (4x). This is ...
Page 32
AWEX - Advanced Waveform Extension 16.1 Features • Output with complementary output from each Capture channel • Four Dead Time Insertion (DTI) Units, one for each Capture channel • 8-bit DTI Resolution • Separate High and Low Side Dead-Time ...
Page 33
Hi-Res - High Resolution Extension 17.1 Features • Increases Waveform Generator resolution by 2-bits (4x) • Supports Frequency, single- and dual-slope PWM operation • Supports the AWEX when this is enabled and used for the same Timer/Counter 17.2 Overview ...
Page 34
RTC - 16-bit Real-Time Counter 18.1 Features • 16-bit Timer • Flexible Tick resolution ranging from 32.768 kHz • One Compare register • One Period register • Clear timer on Overflow or Compare Match • Overflow ...
Page 35
TWI - Two-Wire Interface 19.1 Features • Two identical TWI peripherals • Simple yet Powerful and Flexible Communication Interface • Both Master and Slave Operation Supported • Device can Operate as Transmitter or Receiver • 7-bit Address Space Allows ...
Page 36
SPI - Serial Peripheral Interface 20.1 Features • Two Identical SPI peripherals • Full-duplex, Three-wire Synchronous Data Transfer • Master or Slave Operation • LSB First or MSB First Data Transfer • Seven Programmable Bit Rates • End of ...
Page 37
USART 21.1 Features • Two Identical USART peripherals • Full Duplex Operation (Independent Serial Receive and Transmit Registers) • Asynchronous or Synchronous Operation • Master or Slave Clocked Synchronous Operation • High-resolution Arithmetic Baud Rate Generator • Supports Serial ...
Page 38
IRCOM - IR Communication Module 22.1 Features • Pulse modulation/demodulation for infrared communication • Compatible to IrDA 1.4 physical for baud rates up to 115.2 kbps • Selectable pulse modulation scheme – 3/16 of baud rate period – Fixed ...
Page 39
ADC - 12-bit Analog to Digital Converter 23.1 Features • One ADC with 12-bit resolution • 200 ksps sample rate • Signed and Unsigned conversions • 12 single ended inputs • 8x4 differential inputs • 3 internal inputs: – ...
Page 40
Figure 23-1. ADC overview The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (prop- agation delay) from 0.5 µs for 12-bit to 3.7 µs for 8-bit result. ADC conversion results are provided left- or ...
Page 41
AC - Analog Comparator 24.1 Features • Two Analog Comparators • Selectable hysteresis – No, Small or Large • Analog Comparator output available on pin • Flexible Input Selection – All pins on the port – Bandgap reference voltage. ...
Page 42
Figure 24-1. Analog comparator overview Pin inputs Internal inputs Pin inputs Internal inputs VCC scaled Pin inputs Internal inputs Pin inputs Internal inputs VCC scaled 8135F–AVR–02/10 XMEGA D4 + Pin 0 output AC0 - Interrupt sensitivity control + AC1 - ...
Page 43
Input Selection The Analog comparators have a very flexible input selection and the two comparators grouped in a pair may be used to realize a window function. One pair of analog comparators is shown in Figure 24-1 on page ...
Page 44
OCD - On-chip Debug 25.1 Features • Complete Program Flow Control – Go, Stop, Reset, Step into, Step over, Step out, Run-to-Cursor • Debugging on C and high-level language source code level • Debugging on Assembler and disassembler level ...
Page 45
Program and Debug Interface PDI - 26.1 Features • PDI - Program and Debug Interface (Atmel proprietary 2-pin interface) • Access to the OCD system • Programming of Flash, EEPROM, Fuses and Lock Bits 26.2 Overview The programming and ...
Page 46
Pinout and Pin Functions The pinout of XMEGA D4 is shown in I/O functionality, each pin may have several functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the alternate ...
Page 47
Communication functions SCL SDA XCKn RXDn TXDn SS MOSI MISO SCK 27.1.6 Oscillators, Clock and Event TOSCn XTALn 27.1.7 Debug/System functions RESET PDI_CLK PDI_DATA 8135F–AVR–02/10 Serial Clock for TWI Serial Data for TWI Transfer Clock for USART n Receiver ...
Page 48
Alternate Pin Functions The tables below shows the main and alternate pin functions for all pins on each port. It also shows which peripheral which make use of or enable the alternate pin function. Table 27-1. Port A - ...
Page 49
Table 27-4. Port D - Alternate functions PORTD PIN # INTERRUPT GND 18 VCC 19 PD0 20 SYNC PD1 21 SYNC PD2 22 SYNC/ASYNC PD3 23 SYNC PD4 24 SYNC PD5 25 SYNC PD6 26 SYNC PD7 27 SYNC Table ...
Page 50
Peripheral Module Address Map The address maps show the base address for each peripheral and module in XMEGA D4. For complete register description and summary for each peripheral module, refer to the XMEGA A Manual. Table 28-1. Base Address ...
Page 51
Instruction Set Summary Mnemonics Operands Description ADD Rd, Rr Add without Carry ADC Rd, Rr Add with Carry ADIW Rd, K Add Immediate to Word SUB Rd, Rr Subtract without Carry SUBI Rd, K Subtract Immediate SBC Rd, Rr ...
Page 52
Mnemonics Operands Description RET Subroutine Return RETI Interrupt Return CPSE Rd,Rr Compare, Skip if Equal CP Rd,Rr Compare CPC Rd,Rr Compare with Carry CPI Rd,K Compare with Immediate SBRC Rr, b Skip if Bit in Register Cleared SBRS Rr, b ...
Page 53
Mnemonics Operands Description LD Rd, -Y Load Indirect and Pre-Decrement LDD Rd, Y+q Load Indirect with Displacement LD Rd, Z Load Indirect LD Rd, Z+ Load Indirect and Post-Increment LD Rd, -Z Load Indirect and Pre-Decrement LDD Rd, Z+q Load ...
Page 54
Mnemonics Operands Description ROL Rd Rotate Left Through Carry ROR Rd Rotate Right Through Carry ASR Rd Arithmetic Shift Right SWAP Rd Swap Nibbles BSET s Flag Set BCLR s Flag Clear SBI A, b Set Bit in I/O Register ...
Page 55
Packaging information 30.1 44A PIN 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions ...
Page 56
D Marked Pin TOP VIEW BOTTOM VIEW Note: JEDEC Standard MO-220, Fig. 1 (SAW Singulation) VKKD-3. Package Drawing Contact: packagedrawings@atmel.com 8135F–AVR–02/10 E Pin #1 Corner Pin #1 Option A 1 ...
Page 57
A1 BALL BALL CORNER b Package Drawing Contact: packagedrawings@atmel.com 8135F–AVR–02/ TOP VIEW 0.35 ± 0.05 ...
Page 58
Electrical Characteristics 31.1 Absolute Maximum Ratings* Operating Temperature.................................. -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C Voltage on any Pin with respect to Ground..-0. Maximum Operating Voltage ............................................ 3.6V DC Current per I/O Pin ............................................... 20.0 ...
Page 59
Table 31-1. Current Consumption (Continued) Symbol Parameter (2) Module current consumption I RC32M CC RC32M w/DFLL RC2M RC2M w/DFLL RC32K PLL Watchdog normal mode BOD Continuous mode BOD Sampled mode Internal 1.00 V ref Temperature reference RTC with int. 32 ...
Page 60
Speed Table 31-2. Symbol Clk The maximum CPU clock frequency of the XMEGA D4 devices is depending Figure 31-1 on page 60 Figure 31-1. Operating Frequency vs.Vcc 8135F–AVR–02/10 Operating voltage and frequency Parameter ...
Page 61
Flash and EEPROM Memory Characteristics Table 31-3. Endurance and Data Retention Symbol Parameter Flash EEPROM Table 31-4. Programming time Symbol Parameter Chip Erase Flash EEPROM Notes: 1. Programming is timed from the internal 2 MHz oscillator. 2. EEPROM is ...
Page 62
ADC Characteristics Table 31-5. ADC Characteristics Symbol Parameter RES Resolution INL Integral Non-Linearity DNL Differential Non-Linearity Gain Error Offset Error ADC ADC Clock frequency clk Conversion rate Conversion time (propagation delay) Sampling Time Conversion range VREF Reference voltage Input ...
Page 63
Analog Comparator Characteristics Table 31-7. Analog Comparator Characteristics Symbol Parameter V Input Offset Voltage off I Input Leakage Current lk V Hysteresis, No hys1 V Hysteresis, Small hys2 V Hysteresis, Large hys3 t Propagation delay delay 31.7 Bandgap Characteristics ...
Page 64
PAD Characteristics Table 31-10. PAD Characteristics Symbol Parameter V Input High Voltage IH V Input Low Voltage IL V Output Low Voltage GPIO OL V Output High Voltage GPIO OH I Input Leakage Current I/O pin IL I Input ...
Page 65
Oscillator Characteristics Table 31-13. Internal 32.768 kHz Oscillator Characteristics Symbol Parameter Accuracy Table 31-14. Internal 2 MHz Oscillator Characteristics Symbol Parameter Accuracy DFLL Calibration step size Table 31-15. Internal 32 MHz Oscillator Characteristics Symbol Parameter Accuracy DFLL Calibration stepsize ...
Page 66
Table 31-18. Device wake-up time from sleep Symbol Parameter Idle Sleep, Standby and Extended Standby sleep mode Power-save and Power-down Sleep mode Notes: 1. Non-prescaled System Clock source. Time from pin change on external interrupt pin to first available clock ...
Page 67
Typical Characteristics 32.1 Active Supply Current Figure 32-1. Figure 32-2. 8135F–AVR–02/10 Active Supply Current vs. Frequency 1.0 MHz External clock 25°C. SYS 700 600 500 400 300 200 100 0 0 0.1 0.2 ...
Page 68
Figure 32-3. Figure 32-4. 8135F–AVR–02/10 Active Supply Current vs. Vcc f = 1.0 MHz External Clock. SYS 800 700 600 500 400 300 200 100 0 1.6 1.8 2 2.2 2.4 Active Supply Current vs. VCC f = 32.768 kHz ...
Page 69
Figure 32-5. Figure 32-6. Active Supply Current vs. Vcc 8135F–AVR–02/10 Active Supply Current vs. Vcc f = 2.0 MHz internal RC. SYS 1600 1400 1200 1000 800 600 400 200 0 1.6 1.8 2 2.2 2 MHz ...
Page 70
Figure 32-7. 32.2 Idle Supply Current Figure 32-8. 8135F–AVR–02/10 Active Supply Current vs. Vcc MHz internal RC. SYS 2.7 2.8 2.9 3 3.1 Idle Supply Current vs. Frequency ...
Page 71
Figure 32-9. Figure 32-10. Idle Supply Current vs. Vcc 8135F–AVR–02/10 Idle Supply Current vs. Frequency MHz 25°C. SYS 1 Frequency [MHz] ...
Page 72
Figure 32-11. Idle Supply Current vs. Vcc Figure 32-12. : Idle Supply Current vs. Vcc 8135F–AVR–02/ 32.768 kHz internal RC. SYS 1.6 1.8 2 2.2 2 2.0 ...
Page 73
Figure 32-13. Idle Supply Current vs. Vcc Figure 32-14. : Idle Supply Current vs. Vcc 8135F–AVR–02/ MHz internal RC prescaled to 8 MHz. SYS 3000 2500 2000 1500 1000 500 0 1.6 1.8 2 2.2 2.4 f ...
Page 74
Power-down Supply Current Figure 32-15. Power-down Supply Current vs. Temperature Figure 32-16. Power-down Supply Current vs. Temperature 8135F–AVR–02/10 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 -40 -30 -20 - Temperature [°C] With WDT and ...
Page 75
Power-save Supply Current Figure 32-17. Power-save Supply Current vs. Temperature 32.5 Pin Pull-up Figure 32-18. Reset Pull-up Resistor Current vs. Reset Pin Voltage 8135F–AVR–02/10 With WDT, sampled BOD and RTC from ULP enabled. 3 2.5 2 1.5 1 0.5 ...
Page 76
Figure 32-19. Reset Pull-up Resistor Current vs. Reset Pin Voltage Figure 32-20. Reset Pull-up Resistor Current vs. Reset Pin Voltage 8135F–AVR–02/ 3.0V. CC 160 140 120 100 0 3.3V. ...
Page 77
Pin Output Voltage vs. Sink/Source Current Figure 32-21. I/O Pin Output Voltage vs. Source Current Figure 32-22. I/O Pin Output Voltage vs. Source Current 8135F–AVR–02/10 Vcc = 1.8V. 2 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 ...
Page 78
Figure 32-23. I/O Pin Output Voltage vs. Source Current Figure 32-24. I/O Pin Output Voltage vs. Sink Current 8135F–AVR–02/10 Vcc = 3.3V. 3.5 3 2.5 2 1.5 1 0 Vcc = 1.8V. 1.8 1.6 ...
Page 79
Figure 32-25. I/O Pin Output Voltage vs. Sink Current Figure 32-26. I/O Pin Output Voltage vs. Sink Current 8135F–AVR–02/10 Vcc = 3.0V. 0.7 0.6 0.5 0.4 0.3 0.2 0 Vcc = 3.3V. 0.7 0.6 ...
Page 80
Pin Thresholds and Hysteresis Figure 32-27. I/O Pin Input Threshold Voltage vs. V Figure 32-28. I/O Pin Input Threshold Voltage vs. V 8135F–AVR–02/ I/O Pin Read as “1”. IH 2.5 2 1.5 1 0.5 0 1.6 1.8 ...
Page 81
Figure 32-29. I/O Pin Input Hysteresis vs. V Figure 32-30. Reset Input Threshold Voltage vs. V 8135F–AVR–02/10 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 1.6 1.8 2 2.2 2 I/O Pin Read as “1”. IH 1.8 1.6 ...
Page 82
Figure 32-31. Reset Input Threshold Voltage vs. V 32.8 Bod Thresholds Figure 32-32. BOD Thresholds vs. Temperature 8135F–AVR–02/ I/O Pin Read as “0”. IL 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 1.6 1.8 2 2.2 ...
Page 83
Figure 32-33. BOD Thresholds vs. Temperature 32.9 Analog Comparator Figure 32-34. Analog Comparator Hysteresis vs. V 8135F–AVR–02/10 BOD Level = 2.9V. 3.03 3.02 3.01 Rising Vcc 3 2.99 2.98 2.97 2.96 Falling Vcc 2.95 2.94 2.93 -40 -30 -20 -10 ...
Page 84
Figure 32-35. Analog Comparator Hysteresis vs. V Figure 32-36. Analog Comparator Propagation Delay vs. V 8135F–AVR–02/10 High-speed, Large hysteresis 1.6 1.8 2 2.2 2.4 High-speed. 180 162 144 126 108 ...
Page 85
Oscillators and Wake-up Time 32.10.1 Internal 32.768 kHz Oscillator Figure 32-37. Internal 32.768 kHz Oscillator Calibration Step Size 32.10.2 Internal 2 MHz Oscillator Figure 32-38. Internal 2 MHz Oscillator CALA Calibration Step Size -0.10 % -0.20 % -0.30 % ...
Page 86
Figure 32-39. Internal 2 MHz Oscillator CALB Calibration Step Size 32.10.3 Internal 32 MHZ Oscillator Figure 32-40. Internal 32 MHz Oscillator CALA Calibration Step Size 8135F–AVR–02/10 ° - 3V. CC 3.00 % 2.50 ...
Page 87
Figure 32-41. Internal 32 MHz Oscillator CALB Calibration Step Size 32.11 Module current consumption Figure 32-42. AC current consumption vs. Vcc 8135F–AVR–02/10 ° - 3V. CC 3.00 % 2.50 % 2.00 % 1.50 ...
Page 88
Figure 32-43. Power-up current consumption vs. Vcc 32.12 Reset Pulsewidth Figure 32-44. Minimum Reset Pulse Width vs. Vcc 8135F–AVR–02/10 600 500 400 300 200 100 0 0.4 0.6 0.8 1 100 1.6 1.8 2 2.2 ...
Page 89
PDI Speed Figure 32-45. PDI Speed vs. Vcc 8135F–AVR–02/ 1.6 1.8 2 2.2 2.4 XMEGA D4 2.6 2.8 3 3.2 3 °C 3.6 89 ...
Page 90
Errata 33.1 ATxmega32D4, ATxmega16D4 rev. A • Flash Power Reduction Mode can not be enabled when entering sleep mode • Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously • Bandgap measurement with ...
Page 91
ADC gain stage output range is limited to 2.4 V The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential input will only give correct output when below 2.4 V/gain. For the ...
Page 92
VCC voltage scaler for AC is non-linear The 6-bit VCC voltage scaler in the Analog Comparators is non-linear. Problem fix/Workaround Use external voltage input for the analog comparator if accurate voltage levels are needed. 10. TWIE is not available ...
Page 93
... Added Table 31-18 on page 66. Changed Internal Oscillator Speed to Updated ”Errata” on page 90. Added ATxmega128D4 device and updated the datasheet accordingly. Updated ”Electrical Characteristics” on page 58 Added ”Flash and EEPROM Memory Characteristics” on page Updated Table 31-10 on page 64, Input hysteresis and not in mV. ...
Page 94
Updated Table 13-1 on page 24. Updated ”Overview” on page 35. Updated Table 27-5 on page 49. Updated ”Peripheral Module Address Map” on page ...
Page 95
Table of Contents Features ..................................................................................................... 1 Typical Applications ................................................................................ 1 1 Ordering Information ............................................................................... 2 2 Pinout/Block Diagram .............................................................................. 3 3 Overview ................................................................................................... 5 4 Resources ................................................................................................. 7 5 Disclaimer ................................................................................................. 7 6 AVR CPU ................................................................................................... 8 7 Memories ................................................................................................ ...
Page 96
System Control and Reset .................................................................... 22 12 WDT - Watchdog Timer ......................................................................... 23 13 PMIC - Programmable Multi-level Interrupt Controller ....................... 24 14 I/O Ports .................................................................................................. 26 15 T/C - 16-bit Timer/Counter ..................................................................... 30 16 AWEX - Advanced Waveform ...
Page 97
TWI - Two-Wire Interface ....................................................................... 35 20 SPI - Serial Peripheral Interface ............................................................ 36 21 USART ..................................................................................................... 37 22 IRCOM - IR Communication Module .................................................... 38 23 ADC - 12-bit Analog to Digital Converter ............................................. ...
Page 98
Packaging information .......................................................................... 55 31 Electrical Characteristics ...................................................................... 58 32 Typical Characteristics .......................................................................... 67 33 Errata ....................................................................................................... 90 34 Datasheet Revision History .................................................................. 93 8135F–AVR–02/10 30.1 44A ..................................................................................................................55 30.2 44M1 ................................................................................................................56 30.3 49C2 ................................................................................................................57 31.1 Absolute Maximum Ratings* ...........................................................................58 ...
Page 99
Table of Contents....................................................................................... i ...
Page 100
... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2010 Atmel Corporation. All rights reserved. Atmel TM marks, XMEGA and othres are trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia Atmel Europe Unit 1-5 & ...