at91sam9g25-cu ATMEL Corporation, at91sam9g25-cu Datasheet - Page 45

• Manufacturer Part Number: at91sam9g25-cu
• Description: At91sam Arm-based Embedded Mpu
• Manufacturer: ATMEL Corporation

10.14 Pulse Width Modulation Controller (PWM)
11032AS–ATARM–27-Jul-11
• Channel Buffering
• Channel Control
• Transfer Initiation
• Interrupt
• 4 channels, one 32-bit counter per channel
• Common clock generator, providing Thirteen Different Clocks
• Independent channel programming
– DMA chaining support for multiple non-contiguous data blocks through use of linked
– Scatter support for placing fields into a system memory area from a contiguous
– Gather support for extracting fields from a system memory area into a contiguous
– User enabled auto-reloading of source, destination and control registers from initially
– Auto-loading of source, destination and control registers from system memory at end
– Unaligned system address to data transfer width supported in hardware
– Picture-In-Picture Mode (on DMAC0 only)
– 16-word FIFO (64-word for channel 0 of DMAC0)
– Automatic packing/unpacking of data to fit FIFO width
– Programmable multiple transaction size for each channel
– Support for cleanly disabling a channel without data loss
– Suspend DMA operation
– Programmable DMA lock transfer support
– Support for Software handshaking interface. Memory mapped registers can be used
– Programmable Interrupt generation on DMA Transfer completion Block Transfer
– A Modulo n counter providing eleven clocks
– Two independent Linear Dividers working on modulo n counter outputs
– Independent Enable Disable Commands
– Independent Clock Selection
– Independent Period and Duty Cycle, with Double Bufferization
– Programmable selection of the output waveform polarity
– Programmable center or left aligned output waveform
lists
transfer. Writing a stream of data into non-contiguous fields in system memory
transfer
programmed values at the end of a block transfer
of block transfer in block chaining mode
to control the flow of a DMA transfer in place of a hardware handshaking interface
completion, Single/Multiple transaction completion or Error condition
SAM9G25
45