at90sc4818rt ATMEL Corporation, at90sc4818rt Datasheet

no-image

at90sc4818rt

Manufacturer Part Number
at90sc4818rt
Description
Secure Microcontroller For Smart Cards
Manufacturer
ATMEL Corporation
Datasheet
Features
General
Memory
Peripherals
Security
Development Tools
High-performance, Low-power AVR Enhanced RISC Architecture
Low Power Idle and Power-down Modes
Bond Pad Locations Conforming to ISO 7816-2
ESD Protection to ± 6000V
Operating Ranges: 1.62 to 5.5V
Compliant with GSM, 3GPP and EMV 2000 Specifications; PC Industry Compatible
Available in Wafers, Modules, and Industry-standard Packages
48K Bytes of ROM Program Memory
18K Bytes of EEPROM, Including 128 OTP Bytes and 384-byte Bit-addressable Area
1.5K Bytes of RAM
One I/O Port
16-bit Timer
Random Number Generator (RNG)
2-level, 8-vector Interrupt Controller
Advanced Protection Against Physical Attack
Environmental Protection Systems
Voltage Monitor
Secure Memory Management/Access Protection (Supervisor Mode)
SPA/DPA Counter Measure
Voyager Emulation Platform (ATV2 Standard) to Support Software Development
IAR Systems EWAVR
Software Libraries and Application Notes
– 120 Powerful Instructions (Most Executed in a Single Clock Cycle)
– 1 to 128-byte Program / Erase
– 1 ms Program / 1 ms Erase
– Typically More than 500,000 Write/Erase Cycles at a Temperature of 25
– 10 Years Data Retention
– Configurable to Support Communication Protocol Including ISO7816-3
®
V3.10 Debugger or Atmel’s AVR Studio
®
Version 4.07 or Above
Note: This is a summary document. A complete document will be
available under NDA. For more information, please contact your
local Atmel sales office.
o
C
Secure
Microcontroller
for Smart Cards
AT90SC
4818RT
Summary
6506AS–SMIC–30Mar04

Related parts for at90sc4818rt

at90sc4818rt Summary of contents

Page 1

Features General • High-performance, Low-power AVR Enhanced RISC Architecture – 120 Powerful Instructions (Most Executed in a Single Clock Cycle) • Low Power Idle and Power-down Modes • Bond Pad Locations Conforming to ISO 7816-2 • ESD Protection to ± ...

Page 2

... ROM program memory and EEPROM data memory. By executing powerful instructions in a single clock cycle, the AT90SC4818RT achieves throughputs close to 1 MIPS per Mhz. Its Harvard architecture includes 32 gen- eral-purpose working registers directly connected to the ALU, allowing two independent registers to be accessed in one single instruction executed in one clock cycle ...

Page 3

... Fax: (81) 3-3523-7581 Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein ...

Related keywords