hip6302 Intersil Corporation, hip6302 Datasheet
hip6302
Available stocks
Related parts for hip6302
hip6302 Summary of contents
Page 1
... Data Sheet Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller The HIP6302 multi-phase PWM control IC together with its companion gate drivers, the HIP6601, HIP6602 or HIP6603 and Intersil MOSFETs provides a precision voltage regulation system for advanced microprocessors. Multiphase power conversion is a marked departure from earlier single ...
Page 2
... Block Diagram VSEN X 0.9 X1.15 COMP VID0 VID1 VID2 D/A VID3 VID4 FB 2 HIP6302 HIP6302 V PGOOD CC POWER-ON RESET (POR LATCH CLOCK AND S SAWTOOTH GENERATOR + OVP - + ∑ SOFT- START - AND FAULT LOGIC + ∑ E/A - CURRENT CORRECTION I_TOT + ∑ I_TRIP GND THREE STATE FS/EN + PWM PWM1 - + PWM ...
Page 3
... VID4 (Pin 1), VID3 (Pin 2), VID2 (Pin 3), VID1 (Pin 4) and VID0 (Pin 5) Voltage Identification inputs from microprocessor. These pins respond to TTL and 3.3V logic signals. The HIP6302 decodes VID bits to establish the output voltage. See Table 1. COMP (Pin 6) Output of the internal error amplifier. Connect this pin to the external feedback and compensation network ...
Page 4
... FB COMP V CC VSEN PWM2 PGOOD ISEN2 VID4 MAIN VID3 CONTROL HIP6302 VID2 VID1 PWM1 VID0 FS/DIS ISEN1 GND 4 HIP6302 HIP6302 +12V BOOT PVCC UGATE VCC PHASE DRIVER +5V PWM HIP6601 LGATE GND +12V BOOT PVCC UGATE VCC PHASE DRIVER PWM HIP6601 LGATE ...
Page 5
... Typical Application - Two Phase Converter Using a HIP6602 Gate Driver FB COMP V VSEN CC ISEN1 PGOOD PWM1 VID4 MAIN VID3 CONTROL HIP6302 VID2 VID1 PWM2 VID0 ISEN2 FS/DIS GND 5 HIP6302 HIP6302 +5V BOOT1 +12V UGATE1 VCC PHASE1 LGATE1 PWM1 DUAL PVCC DRIVER HIP6602 BOOT2 PWM2 UGATE2 PHASE2 LGATE2 GND V = +12V IN L ...
Page 6
... POWER GOOD MONITOR Under-Voltage Threshold Under-Voltage Threshold PGOOD Low Output Voltage PROTECTION Over-Voltage Threshold Percent Over-Voltage Hysteresis 6 HIP6302 HIP6302 Thermal Information Thermal Resistance (Typical, Note 1) + 0.3V SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . CC Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . .150 Maximum Storage Temperature Range . . . . . . . . . . -65 Maximum Lead Temperature (Soldering 10s .300 ...
Page 7
... CORRECTION FIGURE 1. SIMPLIFIED BLOCK DIAGRAM OF THE HIP6302 VOLTAGE AND CURRENT CONTROL LOOPS FOR A TWO POWER CHANNEL REGULATOR Operation Figure 1 shows a simplified diagram of the voltage regulation and current control loops. Both voltage and current feedback are used to precisely regulate voltage and tightly control ...
Page 8
... After initial start-up, the controller also provides protection for the load and the power supply. The following section discusses these features. Initialization The HIP6302 usually operates from an ATX power supply. Many functions are initiated by the rising supply voltage to the V pin of the HIP6302. Oscillator, Sawtooth Generator, ...
Page 9
... PGOOD voltage. Note that Figure 5 shows the 12V gate driver voltage available before the 5V supply to the HIP6302 has reached its threshold level. If conditions were reversed and the 5V supply was to rise first, the start-up sequence would be different ...
Page 10
... PWM outputs into a three state mode. This condition results in the gate driver removing drive to the output stages.The HIP6302 goes into a wait delay timing cycle that is equal to the Soft- Start ramp time. PGOOD also goes “low” during this time due to VSEN going below its threshold voltage ...
Page 11
... FIGURE 7. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM SHOWING CURRENT AND VOLTAGE SAMPLING Current Sensing and Balancing Overview The HIP6302 samples the on-state voltage drop across each synchronous rectifier FET, Q2 indication of the inductor current in that phase, see Figure 7. Neglecting AC effects (to be discussed later), the voltage drop across Q2 is ...
Page 12
... FIGURE 9. TWO CHANNEL MULTIPHASE SYSTEM WITH The inductor, or load current, flows alternately from V through Q1 and from ground through Q2. The HIP6302 / n), LT samples the on-state voltage drop across each Q2 transistor to indicate the inductor current in that phase. The voltage drop is sampled 1 switching period, 1/F turned OFF and Q2 is turned on ...
Page 13
... As discussed previously, the voltage drop across each Q2 transistor at the point in time when current is sampled is r (Q2 The voltage at Q2’s drain, the DSON SAMPLE PHASE node, is applied through the R HIP6302 ISEN pin. This pin is held at virtual ground, so the current into ISEN is (Q2 SENSE SAMPLE ...
Page 14
... IN VSEN FIGURE 11. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS 14 HIP6302 HIP6302 increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Consult the capacitor manufacturer and measure the capacitor’s impedance with frequency to select a suitable component. ...
Page 15
... MOSFETs. Use ceramic capacitance for the high frequency decoupling and bulk capacitors to 15 HIP6302 HIP6302 supply the RMS current. Small ceramic capacitors should be placed very close to the drain of the upper MOSFET to suppress the voltage induced in the parasitic circuit impedances ...
Page 16
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 16 HIP6302 M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE ...