tle4998s Infineon Technologies Corporation, tle4998s Datasheet
tle4998s
Related parts for tle4998s
tle4998s Summary of contents
Page 1
... TLE4998S/P User Programming Guide Application Note .1, August 2008 ...
Page 2
Edition 2008-08 Published by Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany © Infineon Technologies AG 2008. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee ...
Page 3
... Timing and Electrical Parameters for Programming . . . . . . . . . . . . . . . . . 13 4 Interface Access Details - Part III . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.1 Complete Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.2 Register Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.3 Basic EEPROM Access and Programming Procedure . . . . . . . . . . . . . . . 21 4.4 DATA Access Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4.5 Temporary Overwrite of EEPROM Data . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5 Application Circuit for Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Application Note TLE4998S/P-Programming Guide 1 V 1.1, 2008-08 ...
Page 4
... Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: sensors@infineon.com Application Note TLE4998S/P-Programming Guide Table 8 Figure 1.1 V 1.1, 2008-08 ...
Page 5
... Overview 1.1 General Information • This document is valid for the TLE4998S and TLE4998P products and derivatives • intended as add-on to the currently available TLE4998 datasheets • It gives an overview of the internal signal processing capabilities • It contains basic information about accessing the device using the digital interface • ...
Page 6
... Table 1 Pin Definitions and Functions for the PG-SSO-4-1 package Pin No. Symbol 1 TST 2 VDD 3 GND 4 OUT Application Note TLE4998S/P-Programming Guide Figure 3 and Table d 0.2 B Center of sensitive area Function Test pin (connection to GND is recommended) Supply voltage / programming interface (clock) Ground Output/ programming interface (I/O data, V ...
Page 7
... Pin Definitions and Functions for the PG-SSO-3-10 package Pin No. Symbol 1 VDD 2 GND 3 OUT More information regarding location of branding, Hall probe etc. can be found in the corresponding datasheet. Application Note TLE4998S/P-Programming Guide Center of Hall Probe 3 Function Supply voltage / programming interface (clock) Ground Output/ programming interface (I/O data Overview 0.38 ±0.05 ...
Page 8
... T_ADC 1) requires activated interface - access possible only with unlocked devices 2) requires special debug mode 3) please note that this value does not include any compensation - these are just the internal “raw” ADC values Application Note TLE4998S/P-Programming Guide H_ADC Gain ...
Page 9
... GND for any “0”-bit and close to VDD for any “1”-bit in order to assure a proper detected by the sensor. Application Note TLE4998S/P-Programming Guide VDD Vout during first transmission, the output stage is still switched on 7 ...
Page 10
... Command Frame Description As already described, the data transmission is performed by command frames. These command frames are supported by following data frames, if required. A general command frame is shown in Available addresses are summarized in Application Note TLE4998S/P-Programming Guide VDD Vout during transmission the buffer is switched off VDD Vout ...
Page 11
... Left is MSB, right is LSB 2) No data frame must follow 3) Exactly one data frame must follow. 4) One or more data frames must follow until address reaches block boundary ( Application Note TLE4998S/P-Programming Guide Interface Access Details - Part I for a source code example of a parity generator. ADDR (6bit) 1 ...
Page 12
... This parity calculation is valid for command and data frame transmissions: // count framedatabits from 0 (LSB (MSB) - this are 21 bits // bit 0 and 20 are always '1' (framebits framedatabit(19); Application Note TLE4998S/P-Programming Guide Interface Access Details - Part I Figure for a source code example of a parity generator. DATA (16bit) ...
Page 13
... P P CMD-frame O E MSB Descr DATA-frame O E MSB X X Bits for Bits for PE CMD-frame Application Note TLE4998S/P-Programming Guide // go through all data bits ...
Page 14
... For accessing the interface, the supply pin and output pin must be properly accessed; the timing parameters correspond LSB Figure 11 Frame timing Application Note TLE4998S/P-Programming Guide 1) min. max. 4.5 5 1000 and V ...
Page 15
... EEPROM programming are not considered in the above recommendation interface mode, EMC influences or Vdd drops during and between frames may cause internally to stop the interface mode due to safety reasons; a power cycle is needed to allow interface access again. Application Note TLE4998S/P-Programming Guide Limit Values min. typ. ...
Page 16
... Figure 12 Program pulse timing A margin readout needs a special behavior VDD Vout MSB margin command frame (buffer stays off) Figure 13 Margin setup timing Application Note TLE4998S/P-Programming Guide Figure 12 shows a general Vprog pulse timing OG OG, ,PR OG (rise) V pulse ...
Page 17
... O,PROG 7) Time to reach 1V max. must not exceed 50µs 8) Ramp up/down needs to be assured by the programming hardware - especially faster slopes, when applying the programming voltage, may damage the EEPROM cell. Application Note TLE4998S/P-Programming Guide Limit Values min. typ ...
Page 18
... Due to this specification for the programming pulse, either a linear programming ramp or an exponential ramp (using an R/C circuit) may be applied as shown in Figure 14 Example slopes for V Application Note TLE4998S/P-Programming Guide Interface Access Details - Part II O,PROG 16 Figure 14. V 1.1, 2008-08 ...
Page 19
... Application Note TLE4998S/P-Programming Guide Function Data out value (16 bit unsigned, with clamping) Calibrated Hall value Calibrated temperature value, incl ...
Page 20
... STATUS The content of the status register is shown Figure 15 Status register • CRC ok must be ’1’, otherwise the DSP BIST failed and the device is defective. Application Note TLE4998S/P-Programming Guide Interface Access Details - Part III Figure 15 ...
Page 21
... EEPROM columns have a parity error. • HWver contains the actual silicon revision (for the TLE4998S/P A11, this number is set to “000”). • ROMSIG must be 0x15 (=”10101”) otherwise the DSP ROM is not valid and the device itself is defective ...
Page 22
... The parity P of each column (including the precalibration ranges) must be even for c even bit positions (bit0=LSB, bit2, bit4, ... bit14) and the parity P (bit1, bit3, ... bit13) must be odd. The parity P Application Note TLE4998S/P-Programming Guide Interface Access Details - Part III ...
Page 23
... Following steps are required to setup the EEPROM and to program new values, assuming additional external memory called EEP_NEW (new EEP values), EEP_PROG (for intermediate values) and EEP_OLD (current EEP values). Application Note TLE4998S/P-Programming Guide Interface Access Details - Part III 21 V 1.1, 2008-08 ...
Page 24
... EEPROM content is valid - not correct, do not continue and check for the failure 3. Set the test register bits FECoff=1, DSPoff=1, REFoff=1 (allows EEPROM access) Application Note TLE4998S/P-Programming Guide Interface Access Details - Part III EEP_OLD Create write pattern ° ...
Page 25
... Read the 11th data word of the EEPROM and store array Detail three: How to set the EEPROM content: 1. Send a block command (EEPROM data writeout: CMD=0x0B, ADR=0x10) 2. Send the first 8 data words from the array to the EEPROM Application Note TLE4998S/P-Programming Guide Interface Access Details - Part III O,MARG EEPROM level. TH ...
Page 26
... Note: This routine can be merged with other (exemplary shown) routines. In that case only one initial frame (the very first interface access) is required after power-on. Application Note TLE4998S/P-Programming Guide Interface Access Details - Part III o,margin Figure , a '0' will be stored to the EEPROM ...
Page 27
... It is recommended power cycle to get back to normal operating mode, even possible by switching off “DSP stop”, “DSP off” and “PROTOCOL off”. Application Note TLE4998S/P-Programming Guide = 5V Is Optionally do a last status readout (adr ...
Page 28
... Note: This routine can be merged with other (exemplary shown) routines. In that case only one initial frame (the very first interface access) is required after power-on. Application Note TLE4998S/P-Programming Guide EEPROM programming ...
Page 29
... VDD TLE OUT 47n 4998x GND Figure 20 Application Circuit Note: For calibration and programming, the interface has to be connected directly to the output pin. Application Note TLE4998S/P-Programming Guide Application Circuit for Programming 2k2 4n7 2k2 4n7 27 5V VDD I/O 1 GND PROGRAMMER I ...
Page 30
Published by Infineon Technologies AG ...