m24256-bw STMicroelectronics, m24256-bw Datasheet - Page 29

• Manufacturer Part Number: m24256-bw
• Description: 512 Kbit And 256 Kbit Serial I?c Bus Eeprom With Three Chip Enable Lines
• Manufacturer: STMicroelectronics

M24512-Dx, M24512-x, M24256-Bx
Table 18.
1. Only new M24256-BR and M24512-R devices identified by the process letter K are qualified at 1 MHz.
2. Values recommended by the I²C-bus Fast-Mode specification.
3. Characterized only, not tested in production.
4. The new M24xxx devices (identified by the process letter K) offer t
5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
6. t
7. For a reStart condition, or following a Write cycle.
8. The new M24xxx devices (identified with the process letter K) offer t
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
C
CHCL
CLCH
XH1XH2
XL1XL2
DL1DL2
DXCX
CLDX
CLQX
CLQV
CHDX
DLCL
CHDH
DHDL
W
NS
Symbol
New M24512-DR is qualified at 1 MHz.
(min) which is an improved value compared to the t
current M24xxx devices (identified with the Process letter A)
rising edge of SDA.
that the R
value compared to the current M24xxx devices (identified by the process letter A).
(3)
CLQV
(5)(6)
(7)
(2)
(3)
(2)
is the time (from the falling edge of SCL) required by the SDA bus line to reach 0.8V
bus
1 MHz AC characteristics (see
f
t
t
t
t
t
t
t
t
t
t
t
t
SCL
HIGH
LOW
R
F
F
SU:DAT
SU:STA
HD:STA
SU:STO
BUF
WR
× C
HD:DAT
Alt.
t
t
DH
AA
bus
time constant is within the values specified in
Clock frequency
Clock pulse width high
Clock pulse width low
Input signal rise time
Input signal fall time
SDA (out) fall time
Data in setup time
Data in hold time
Data out hold time
Clock low to next data valid (access time)
Start condition setup time
Start condition hold time
Stop condition setup time
Time between Stop condition and next
Start condition
Write time
Pulse width ignored (input filter on SCL and
SDA)
Test conditions specified in
Doc ID 6757 Rev 15
Parameter
CLQX
Table 10
=50 ns (min) and t
and
Table 10
CLQX
Figure
NS
Table
= 80 ns (min) which is an improved
=100 ns (min) and t
6.
CLQV
0
300
400
20
20
20
80
0
50
50
250
250
250
500
-
-
Min.
(4)
(4)
12)
=50 ns (min) offered by the
DC and AC parameters
(1)
1
-
-
300
300
100
-
-
-
500
-
-
-
-
5
50
Max.
(8)
CC
CLQV
, assuming
=100 ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
Unit
29/41