at25df041a ATMEL Corporation, at25df041a Datasheet - Page 13

no-image

at25df041a

Manufacturer Part Number
at25df041a
Description
4-megabit 2.3-volt Or 2.7-volt Minimum Spi Serial Flash Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT25DF041A
Manufacturer:
ATMEL
Quantity:
198
Part Number:
AT25DF041A
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df041a-MH
Manufacturer:
MOT
Quantity:
37
Part Number:
at25df041a-MHF
Manufacturer:
ATMEL
Quantity:
27
Company:
Part Number:
at25df041a-MHF
Quantity:
10 000
Part Number:
at25df041a-MHF-T
Manufacturer:
AT
Quantity:
20 000
Part Number:
at25df041a-SH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df041a-SH-B
Manufacturer:
Atmel
Quantity:
1 949
Part Number:
at25df041a-SH-T
Manufacturer:
NANYA
Quantity:
3 000
Part Number:
at25df041a-SH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df041a-SSH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df041a-SSH-T
Quantity:
30
3668C–DFLASH–3/08
If the address specified by A23 - A0 points to a memory location within a sector that is in the pro-
tected state, then the Block Erase command will not be executed, and the device will return to
the idle state once the CS pin has been deasserted. In addition, with the larger Block Erase
sizes of 32K and 64 Kbytes, more than one physical sector may be erased (e.g. sectors 18
through 15) at one time. Therefore, in order to erase a larger block that may span more than one
sector, all of the sectors in the span must be in the unprotected state. If one of the physical sec-
tors within the span is in the protected state, then the device will ignore the Block Erase
command and will return to the idle state once the CS pin is deasserted.
The WEL bit in the Status Register will be reset back to the logical “0” state if the erase cycle
aborts due to an incomplete address being sent or because a memory location within the region
to be erased is protected.
While the device is executing a successful erase cycle, the Status Register can be read and will
indicate that the device is busy. For faster throughput, it is recommended that the Status Regis-
ter be polled rather than waiting the t
some point before the erase cycle completes, the WEL bit in the Status Register will be reset
back to the logical “0” state.
The device also incorporates an intelligent erase algorithm that can detect when a byte location
fails to erase properly. If an erase error occurs, it will be indicated by the EPE bit in the Status
Register.
Figure 8-5.
SCK
CS
SO
SI
Block Erase
HIGH-IMPEDANCE
MSB
C
0
C
1
C
2
OPCODE
C
3
C
4
BLKE
C
5
C
6
time to determine if the device has finished erasing. At
C
7
MSB
A
AT25DF041A [Preliminary]
8
A
9
A
10 11
A
ADDRESS BITS A23-A0
A
12
A
A
26
A
27 28
A
A
29 30
A
A
31
13

Related parts for at25df041a