adl5201 Analog Devices, Inc., adl5201 Datasheet

no-image

adl5201

Manufacturer Part Number
adl5201
Description
31.5 Db Range, 0.5 Db Step Size Programmable Vga
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adl5201ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adl5201ACPZ-R7
Manufacturer:
ADI
Quantity:
58
Part Number:
adl5201ACPZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Preliminary Technical Data
FEATURES
−11.5 to 20 dB gain range
0.5 dB step size ±0.1 dB
150 Ω differential input and output
6 dB noise figure @ maximum gain
OIP3 of 50 dBm at 200 MHz
−3 dB bandwidth of 700 MHz
Multiple control interface options
Wide input dynamic range
High performance power mode
Power-down control
Single 5 V supply operation
24-Lead LFCSP 4 x 4 mm package
APPLICATIONS
Differential ADC drivers
High IF sampling receivers
High output power IF amplification
Instrumentation
GENERAL DESCRIPTION
The ADL5201 is a digitally controlled, variable gain wide
bandwidth amplifier that provides precise gain control, high IP3
and low noise figure. The excellent distortion performance and
high signal bandwidth makes the ADL5201 an excellent gain
control device for a variety of receiver applications.
For wide input dynamic range applications, the ADL5201 pro-
vides a broad 31.5 dB gain range with 0.5 dB resolution. The
gain is adjustable through multiple gain control interface options:
parallel, serial peripheral interface, or gain step up/down.
Using a high speed SiGe process and incorporating proprietary
distortion cancellation techniques, the ADL5201 achieves better
than 50 dBm output IP3 at frequencies approaching 200 MHz
for all gain settings.
Rev. PrD
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
Parallel 6-bit control interface
Serial peripheral interface
Gain step up/down interface
31.5 dB Range, 0.5 dB Step Size
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The ADL5201 is powered on by applying the appropriate logic
level to the PWUP pin. The quiescent current of the ADL5201
is typically 80 mA . It may be configured for higher quiescent
current of 110 mA, in high performance power mode, for more
demanding applications. When powered down, the ADL5201
consumes less than 9 mA and offers excellent input to output
isolation. The gain setting is preserved when powered down.
Fabricated on an ADI’s high speed SiGe process, the ADL5201
provides precise gain adjustment capabilities with good distortion
performance. The ADL5201 amplifier comes in a compact,
thermally enhanced 4 x 4mm 24-lead LFCSP package and
operates over the temperature range of −40°C to +85°C
VINA+
VINA–
SERIAL/PARALLEL/UP-DOWN
FUNCTIONAL BLOCK DIAGRAM
INTERFACE & DECODE
UP/DOWN INTERFACE
PARALLEL, SERIAL,
0 ->31.5 dB
Programmable VGA
©2010 Analog Devices, Inc. All rights reserved.
Figure 1.
VCC GND
+20 dB
ADL5201
ADL5201
www.analog.com
PW
UP
VOUTA+
VOUTA+
VOUTA–
VOUTA–

Related parts for adl5201

adl5201 Summary of contents

Page 1

... VINA– Figure 1. The ADL5201 is powered on by applying the appropriate logic level to the PWUP pin. The quiescent current of the ADL5201 is typically may be configured for higher quiescent current of 110 mA, in high performance power mode, for more demanding applications. When powered down, the ADL5201 consumes less than 9 mA and offers excellent input to output isolation ...

Page 2

... ADL5201 TABLE OF CONTENTS Features .............................................................................................. 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Absolute Maximum Ratings ............................................................ 6 Thermal Resistance ...................................................................... 6 REVISION HISTORY 10/10—Rev. PrD 10/10—Rev. PrC 9/10—Rev. PrB 9/10—Rev. PrA Preliminary Technical Data   ESD Caution...................................................................................6   Pin Configuration and Function Descriptions ..............................7   Digital Interface Overview ...............................................................8   ...

Page 3

... Gain Code = 000000 Low p-p OUT p-p OUT Gain Code = 000000 High p-p OUT p-p OUT Gain Code = 000000 Low p-p OUT p-p OUT Rev. PrD | Page ADL5201 Min Typ Max Unit 700 MHz TBD V/nsec 8 V p-p 150 Ω 1.5 V TBD −11.5 dB 0.5 ...

Page 4

... ADL5201 Parameter 70 MHz [Nominal Power Mode] Noise Figure Second Harmonic Third Harmonic Output IP3 Output 1 dB Compression Point NOISE/HARMONIC PERFORMANCE 140 MHz [High Performance Power Mode] Noise Figure Second Harmonic Third Harmonic Output IP3 Output 1 dB Compression Point 140 MHz [Nominal Power Mode] ...

Page 5

... Minimum voltage to enable the device   Digital pins Minimum voltage for a logic high Maximum voltage for a logic low PM = Low (High Performance Power Mode High (Nominal Power Mode) PWUP Low Rev. PrD | Page ADL5201 Min Typ Max Unit 7.6 dB −78 dBc −90 dBc 45 ...

Page 6

... ADL5201 ABSOLUTE MAXIMUM RATINGS Table Summary Table 2. Parameter Supply Voltage, V POS PWUP, Digital Pins Input Voltage IN+ IN- Internal Power Dissipation θ (Exposed paddle soldered down) JA θ (Exposed paddle not soldered down) JA θ (At exposed paddle) JC Maximum Junction Temperature Operating Temperature Range ...

Page 7

... Latch, a low input results in gain change. A high input results in no gain change. Positive output. Negative output. Positive power supply. Power up pin. A logic high enables the part. High performance power mode (active high), Nominal power mode (low) Rev. PrD | Page VPOS 17 VOUT– 16 VOUT+ 15 VOUT– 14 VOUT+ 13 LATCH ADL5201 ...

Page 8

... ADL5201 DIGITAL INTERFACE OVERVIEW The ADL5201 DVGA has three digital control interface options: • Parallel Control Interface • Serial Peripheral Interface • Gain Step Up/Down Interface The digital control interface selection is made via 2 digital pins, MODE1 and MODE0, as shown in Table 5. There are two common digital control pins, PM and PWUP ...

Page 9

... FREQUENCY (MHz) Figure 9. S11, S12 and S22 Vs. Frequency HD2 0 50 100 150 200 250 Frequency (MHz) Figure 10. Harmonic Distortion Vs. Frequency 2Vp-p Out ADL5201 350 400 450 500 S11 S22 S12 700 800 900 1000 HD3 300 350 400 ...

Page 10

... Model Temperature Range 1 ADL5201XCPZ-R7 −40°C to +85°C 1 ADL5201XCPZ-WP −40°C to +85°C ADL5201-EVALZ 1 −40°C to +85° RoHS Compliant Part ©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR09388-0-10/10(PRD) ...

Related keywords