adg3123 Analog Devices, Inc., adg3123 Datasheet

no-image

adg3123

Manufacturer Part Number
adg3123
Description
8-channel Cmos Logic To High Voltage Level Translator
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adg3123BRUZ
Manufacturer:
Analog Devices Inc
Quantity:
1 970
Part Number:
adg3123BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
2.3 V to 5.5 V input voltage range
Output voltage levels (V
Rise/fall time: 12 ns/19.5 ns typical
Propagation delay: 80 ns typical
Operating frequency: 100 kHz typical
Ultralow quiescent current: 65 μA typical
20-lead, Pb-free, TSSOP package
APPLICATIONS
Low voltage to high voltage translation
TFT-LCD panels
Piezoelectric motor drivers
GENERAL DESCRIPTION
The ADG3123 is an 8-channel, noninverting CMOS to high
voltage level translator. Fabricated on an enhanced LC
process, the device is capable of operating at high supply
voltages while maintaining ultralow power consumption.
The internal architecture of the device ensures compatibility
with logic circuits running from supply voltages within the 2.3 V to
5.5 V range. The voltages applied to Pin V
Pin V
of the device. Pin V
for Pin Y1 to Pin Y6 and for Pin Y7 to Pin Y8, respectively. The
V
can provide output voltages levels down to −10 V for a low
input level and up to +30 V for a high input logic level. For
proper operation, V
V
not exceed 35 V.
The low output impedance of the channels guarantees fast rise
and fall times even for significant capacitive loads. This feature,
combined with low propagation delay and low power consump-
tion, makes the ADG3123 an ideal driver for TFT-LCD panel
applications.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
SS
DDA
Low output voltage levels: down to −24.4 V
High output voltage levels: up to +35 V
pin sets the low output level for all channels. The ADG3123
and the voltage between the Pin V
SS
set the logic levels available at the outputs on the Y side
DDA
DDB
and Pin V
must always be greater than or equal to
DDA
and V
DDB
DDB
set the high output level
to V
DDB
DDA
SS
and Pin V
≤ 35 V)
, Pin V
DDB,
SS
2
MOS
should
8-Channel CMOS Logic to High Voltage
and
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The ADG3123 is guaranteed to operate over the −40°C to
+85°C temperature range and is available in a compact, 20-lead
TSSOP, Pb-free package.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5.
Compatible with a wide range of CMOS logic levels.
High output voltage levels.
Fast rise and fall times coupled with low propagation delay.
Ultralow power consumption.
Compact, 20-lead TSSOP, Pb-free package.
FUNCTIONAL BLOCK DIAGRAM
GND
A1
A2
A3
A4
A5
A6
A7
A8
©2006 Analog Devices, Inc. All rights reserved.
CHANNELS
CHANNELS
V
V
DDA
DDB
6
2
Figure 1.
Level Translator
ADG3123
ADG3123
Y1
Y2
Y3
Y4
Y5
Y6
V
Y7
Y8
www.analog.com
SS

Related parts for adg3123

adg3123 Summary of contents

Page 1

... DDB for Pin Y1 to Pin Y6 and for Pin Y7 to Pin Y8, respectively. The V pin sets the low output level for all channels. The ADG3123 SS can provide output voltages levels down to −10 V for a low input level and up to +30 V for a high input logic level. For ...

Page 2

... ADG3123 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 4 ESD Caution.................................................................................. 4 Pin Configuration and Function Descriptions............................. 5 REVISION HISTORY 5/06—Rev Rev. A Changes to Features, General Description, and Product Highlights ........................................................................... 1 Changes to Specifications ................................................................ 3 Changes to Figure 4 through Figure 9 ........................................... 6 Changes to Figure 14 and Figure 15 ...

Page 3

... Figure 2 μ 5 load μA μ ≤ DDB ≤ DDB PHL PLH OUT t F ADG3123 = − − ≤ V DDA DDB t R ...

Page 4

... ADG3123 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 2. Parameter Rating DDA DDB GND −0 +32 V DDB V to GND −0 DDA V to GND +0 − Digital Inputs V − 0 mA, whichever occurs first ...

Page 5

... Output Y1 to Output Y8. SS pin to generate the output high level for Output Y7 and Output Y8. DDB pin to generate the output high level for Output Y1 to Output Y6 (V DDA Rev Page ADG3123 ≤ DDA DDB ...

Page 6

... ADG3123 TYPICAL PERFORMANCE CHARACTERISTICS 4 25° – 5kΩ 100pF L DUTY CYCLE = 50% 3.7 1 CHANNEL 3.5 DDA 3.3 3 DDA 2.9 2.7 2 FREQUENCY (kHz) Figure 4. Supply Current (I ) vs. Frequency DDB 3 25° – 5kΩ 100pF L DUTY CYCLE = 50% 3 ...

Page 7

... Figure 13. Propagation Delay ( 0.1 0.01 3.60 4.10 Figure 14. Maximum Operating Frequency vs. Capacitive Load 1000 100 10 1 3.60 4.10 0.01 Figure 15. Maximum Operating Frequency vs. Capacitive Load Rev Page ADG3123 = 25° 27V DDA DDB = – 5kΩ L 0.60 1.10 1.60 2.10 2.60 3.10 3.60 CAPACITIVE LOAD (nF) ) vs. Capacitive Load PHL DDA DDB V = – ...

Page 8

... ADG3123 –6 ° 27V DDA DDB V = – CHANNEL –6.6 –6.8 –7 LOAD CURRENT (mA) Figure 16. Output Voltage (V ) vs. Load Current Rev Page 27 ° 27V DDA DDB V = – CHANNEL V = 5.5V 26.9 AX 26.8 26.7 26.6 –15 –10 – ...

Page 9

... outputs Negative power supply voltage used to generate the low logic level for outputs. GND Ground (0 V) reference. I DDA Supply current at the V DDA I DDB Supply current at the V DDB I SS Supply current at the V pin. SS Rev Page ADG3123 pin. pin. ...

Page 10

... DDX DDA outputs. POWER SUPPLIES The ADG3123 operates from a dual-supply voltage. As good design practice for all CMOS devices dictates, power up the ADG3123 first (V inputs ( and V ADG3123, the voltage applied to the V greater than or equal to V Pin V and Pin V ...

Page 11

... The high voltage operation coupled with high current driving capability and the wide range of CMOS levels accepted by the ADG3123, make the device ideal for LCD-TFT panel applica- tions. In this type of application, the controllers that generate the timing signals required to control the pixel scanning process inside the panel are usually low voltage CMOS devices ...

Page 12

... ORDERING GUIDE Model Temperature Range 1 ADG3123BRUZ −40°C to +85°C 1 ADG3123BRUZ-REEL −40°C to +85°C 1 ADG3123BRUZ-REEL7 −40°C to +85° Pb-free part. ©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 6.60 6.50 6. ...

Related keywords