qlx4600-sl30 Intersil Corporation, qlx4600-sl30 Datasheet - Page 3

• Manufacturer Part Number: qlx4600-sl30
• Description: Quad Lane Extender
• Manufacturer: Intersil Corporation

Pin Descriptions
PIN NAME
CP3[A,B,C]
CP4[A,B,C]
OUT4[N,P]
OUT3[N,P]
OUT2[N,P]
OUT1[N,P]
IN1[P,N]
IN2[P,N]
IN3[P,N]
IN4[P,N]
BGREF
MODE
LOS1
LOS2
LOS4
LOS3
GND
V
DO
DT
DI
DD
PIN NUMBER
4, 7, 10, 29,
18, 19, 20
21, 22, 23
32, 35
11, 12
27, 28
30, 31
33, 34
36, 37
2, 3
5, 6
8, 9
13
14
15
16
17
24
25
26
38
1
3
Detection Threshold. Reference DC current threshold for input signal power detection. Data
output OUT[k] is muted when the power of the equalized version of IN[k] falls below the
threshold. Tie to ground to disable electrical idle preservation and always enable the limiting
amplifier.
Equalizer 1 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
Power supply. 1.2V supply voltage. The use of parallel 100pF and 10nF decoupling capacitors to
ground is recommended for each of these pins for broad high-frequency noise suppression.
Equalizer 2 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
Equalizer 3 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
Equalizer 4 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
LOS indicator 1. High output when equalized IN1 signal is below DT threshold.
LOS indicator 2. High output when equalized IN2 signal is below DT threshold.
Ground
Serial data input, CMOS logic. Input for serial data stream to program internal registers
controlling the boost for all four equalizers. Synchronized with clock (CLK) on pin 46. Overrides
the boost setting established on CP control pins. Internally pulled down.
Serial data output, CMOS logic. Output of the internal registers controlling the boost for all four
equalizers. Synchronized with clock on pin 46. Equivalent to serial data input on DI but delayed
by 21 clock cycles.
Control pins for setting equalizer 3. CMOS logic inputs. Pins are read as a 3-digit number to set
the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ
resistor.
Control pins for setting equalizer 4. CMOS logic inputs. Pins are read as a 3-digit number to set
the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ
resistor.
Boost-level control mode input, CMOS logic. Allows serial programming of internal registers
through pins DI, ENB, and Clk when set HIGH. Resets all internal registers to zero and uses boost
levels set by CP pins when set LOW. If serial programming is not used, this pin should be
grounded.
LOS indicator 4. High output when equalized IN4 signal is below DT threshold.
LOS indicator 3. High output when equalized IN3 signal is below DT threshold.
Equalizer 4 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
Equalizer 3 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
Equalizer 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
Equalizer 1 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
4GHz frequency response is recommended.
External bandgap reference resistor. Recommended value of 6.04kΩ ±1%.
QLx4600-SL30
DESCRIPTION
November 19, 2009
FN6981.1