lan9116 Standard Microsystems Corp., lan9116 Datasheet - Page 122
lan9116
Manufacturer Part Number
lan9116
Description
Lan9116 Highly Efficient Single-chip 10/100 Non-pci Ethernet Controller
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9116.pdf
(132 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lan9116-MT
Manufacturer:
XCEIVE
Quantity:
3 400
Company:
Part Number:
lan9116-MT
Manufacturer:
Standard
Quantity:
2 245
Company:
Part Number:
lan9116-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9116-MT
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.5 (07-11-08)
6.7
FIFO_SEL
nCS, nWR
Data Bus
SYMBOL
A[2:1]
t
cycle
t
t
t
t
t
t
asu
dsu
csh
csl
ah
dh
In this mode the upper address inputs are not decoded, and any write to the LAN9116 will write the
TX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a write access. This is
normally accomplished by connecting the FIFO_SEL signal to a high-order address line. This mode is
useful when the host processor must increment its address when accessing the LAN9116. Timing is
identical to a PIO write, and the FIFO_SEL signal has the same timing characteristics as the address
lines.
Timing for 16-bit and 32-bit cycles is identical with the exception that D[31:16] is ignored during a 16-
bit write. Note that address lines A[2:1] are still used when the LAN9116 is operating in 32-bit and 16-
bit mode. Address bits A[7:3] are ignored.
Note: The “Data Bus” width is 32 bits with optional support for 16-bit bus widths
Note: A TX Data FIFO Direct PIO Write cycle begins when both nCS and nWR are asserted. The
TX Data FIFO Direct PIO Writes
DESCRIPTION
Write Cycle Time
nCS, nWR Assertion Time
nCS, nWR Deassertion Time
Address, FIFO_SEL Setup to nCS, nWR Assertion
Address, FIFO_SEL Hold Time
Data Setup to nCS, nWR Deassertion
Data Hold Time
cycle ends when either or both nCS and nWR are deasserted. They may be asserted and
deasserted in any order.
Figure 6.6 TX Data FIFO Direct PIO Write Timing
Table 6.8 TX Data FIFO Direct PIO Write Timing
DATASHEET
122
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
MIN
165
32
13
0
0
7
0
TYP
MAX
SMSC LAN9116
Datasheet
UNITS
ns
ns
ns
ns
ns
ns
ns