lan8710a Standard Microsystems Corp., lan8710a Datasheet - Page 23
![no-image](/images/no-image-200.jpg)
lan8710a
Manufacturer Part Number
lan8710a
Description
Small Footprint Mii/rmii 10/100 Ethernet Transceiver With Hp Auto-mdix And Flexpwr Technology
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN8710A.pdf
(80 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8710A
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan8710a-EZC
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan8710a-EZC-TR
Manufacturer:
SMSC
Quantity:
15 000
Part Number:
lan8710a-EZC-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan8710a-EZK
Manufacturer:
Standard
Quantity:
1 920
Part Number:
lan8710a-EZK
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan8710a-EZK-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan8710aI-EZK
Manufacturer:
Standard
Quantity:
4 529
Company:
Part Number:
lan8710aI-EZK
Manufacturer:
GASIN
Quantity:
6 271
Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR
Datasheet
SMSC LAN8710A/LAN8710Ai
3.1.2.3
3.1.2.4
3.1.2.5
3.1.2.6
3.1.2.7
CLEAR-TEXT
RX_CLK
RX_DV
RXD
NRZI and MLT-3 Decoding
The DSP generates the MLT-3 recovered levels that are fed to the MLT-3 converter. The MLT-3 is then
converted to an NRZI data stream.
Descrambling
The descrambler performs an inverse function to the scrambler in the transmitter and also performs
the Serial In Parallel Out (SIPO) conversion of the data.
During reception of IDLE (/I/) symbols. the descrambler synchronizes its descrambler key to the
incoming stream. Once synchronization is achieved, the descrambler locks on this key and is able to
descramble incoming data.
Special logic in the descrambler ensures synchronization with the remote transceiver by searching for
IDLE symbols within a window of 4000 bytes (40us). This window ensures that a maximum packet size
of 1514 bytes, allowed by the IEEE 802.3 standard, can be received with no interference. If no IDLE-
symbols are detected within this time-period, receive operation is aborted and the descrambler re-starts
the synchronization process.
Alignment
The de-scrambled signal is then aligned into 5-bit code-groups by recognizing the /J/K/ Start-of-Stream
Delimiter (SSD) pair at the start of a packet. Once the code-word alignment is determined, it is stored
and utilized until the next start of frame.
5B/4B Decoding
The 5-bit code-groups are translated into 4-bit data nibbles according to the 4B/5B table. The
translated data is presented on the RXD[3:0] signal lines. The SSD, /J/K/, is translated to “0101 0101”
as the first 2 nibbles of the MAC preamble. Reception of the SSD causes the transceiver to assert the
receive data valid signal, indicating that valid data is available on the RXD bus. Successive valid code-
groups are translated to data nibbles. Reception of either the End of Stream Delimiter (ESD) consisting
of the /T/R/ symbols, or at least two /I/ symbols causes the transceiver to de-assert the carrier sense
and receive data valid signals.
Note: These symbols are not translated into data.
Receive Data Valid Signal
The Receive Data Valid signal (RXDV) indicates that recovered and decoded nibbles are being
presented on the RXD[3:0] outputs synchronous to RXCLK. RXDV becomes active after the /J/K/
delimiter has been recognized and RXD is aligned to nibble boundaries. It remains active until either
the /T/R/ delimiter is recognized or link test indicates failure or SIGDET becomes false.
RXDV is asserted when the first nibble of translated /J/K/ is ready for transfer over the Media
Independent Interface (MII mode).
Figure 3.3 Relationship Between Received Data and Specific MII Signals
J
K
5
5
5
5
DATASHEET
5
5
23
®
Technology
5
D
data data data data
5
D
data data data data
T
R
Revision 1.2 (08-10-10)
Idle