mpc880 Freescale Semiconductor, Inc, mpc880 Datasheet - Page 37

no-image

mpc880

Manufacturer Part Number
mpc880
Description
Mpc885 Powerquicc Integrated Communications Processor
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc880CVR133
Manufacturer:
MOTOLOLA
Quantity:
354
Part Number:
mpc880CVR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc880CVR66
Manufacturer:
ADI
Quantity:
5 675
Part Number:
mpc880CVR66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc880CVR66
Quantity:
43
Part Number:
mpc880CZP133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc880CZP66
Manufacturer:
FREESC
Quantity:
2 352
Part Number:
mpc880CZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc880VR-133
Quantity:
2
Part Number:
mpc880VR133
Manufacturer:
MOTOLOLA
Quantity:
875
Part Number:
mpc880VR133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc880VR133
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mpc880VR66
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mpc880VR66
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mpc880VR66
Quantity:
2
Company:
Part Number:
mpc880VR80
Quantity:
2
Table 11
1
Freescale Semiconductor
Num
P44 A(0:31), REG valid to PCMCIA strobe
P45 A(0:31), REG valid to ALE negation
P46 CLKOUT to REG valid
P47 CLKOUT to REG invalid
P48 CLKOUT to CE1, CE2 asserted
P49 CLKOUT to CE1, CE2 negated
P50 CLKOUT to PCOE, IORD, PCWE, IOWR
P51 CLKOUT to PCOE, IORD, PCWE, IOWR
P52 CLKOUT to ALE assert time
P53 CLKOUT to ALE negate time
P54 PCWE, IOWR negated to D(0:31) invalid
P55 WAITA and WAITB valid to CLKOUT rising
P56 CLKOUT rising edge to WAITA and WAITB
PSST = 1. Otherwise add PSST times cycle time.
PSHT = 0. Otherwise add PSHT times cycle time.
These synchronous timings define when the WAITx signals are detected in order to freeze (or relieve) the PCMCIA current
cycle. The WAITx assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See Chapter 16,
“PCMCIA Interface,” in the MPC885 PowerQUICC™ Family Reference Manual .
asserted
(MIN = 1.00 × B1 – 2.00)
(MAX = 0.25 × B1 + 8.00)
(MIN = 0.25 – B1 + 1.00)
(MAX = 0.25 × B1 + 8.00)
(MAX = 0.25 × B1 + 8.00)
assert time (MAX = 0.00 × B1 + 11.00)
negate time (MAX = 0.00 × B1 + 11.00)
(MAX = 0.25 × B1 + 6.30)
(MAX = 0.25 × B1 + 8.00)
(MIN = 0.25 × B1 – 2.00)
edge
invalid
shows the PCMCIA timing for the MPC885/MPC880.
1
1
(MIN = 0.00 × B1 + 8.00)
(MIN = 0.00 × B1 + 2.00)
1
(MIN = 0.75 × B1 – 2.00)
Characteristic
MPC885/MPC880 PowerQUICC™ Hardware Specifications, Rev. 4
1
Table 11. PCMCIA Timing
1
20.70
28.30
7.60
8.60
7.60
7.60
2.00
7.60
5.60
8.00
2.00
Min
33 MHz
15.60
15.60
15.60
11.00
11.00
13.80
15.60
Max
16.70
23.00
6.30
7.30
6.30
6.30
2.00
6.30
4.30
8.00
2.00
Min
40 MHz
14.30
14.30
14.30
11.00
11.00
12.50
14.30
Max
13.20
9.40
3.80
4.80
3.80
3.80
2.00
3.80
1.80
8.00
2.00
Min
66 MHz
11.80
11.80
11.80
11.00
11.00
10.00
11.80
Max
10.50
7.40
3.13
4.13
3.13
3.13
2.00
3.13
1.13
8.00
2.00
Min
80 MHz
Bus Signal Timing
11.13
11.13
11.13
11.00
11.00
11.13
Max
9.40
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
37

Related parts for mpc880