mpc8378 Freescale Semiconductor, Inc, mpc8378 Datasheet - Page 15

no-image

mpc8378

Manufacturer Part Number
mpc8378
Description
Powerquicc Ii Pro Processor
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc8378CVRAGD
Manufacturer:
FREESCAL
Quantity:
210
Part Number:
mpc8378CVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRAGDA
Manufacturer:
FREESCAL
Quantity:
560
Part Number:
mpc8378CVRAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378CVRAGDA
Quantity:
820
Part Number:
mpc8378CVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRALGA
Manufacturer:
FREESCAL
Quantity:
284
Part Number:
mpc8378CVRALGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8378CVRANGA
Quantity:
25
Company:
Part Number:
mpc8378CVRANGA
Quantity:
19
Company:
Part Number:
mpc8378CVRANGA
Quantity:
19
Part Number:
mpc8378ECVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mpc8378ECVRANGA
Manufacturer:
MAXIM
Quantity:
47
5
This section describes the DC and AC electrical specifications for the reset initialization timing and
electrical requirements of the MPC8377E.
5.1
Table 10
5.2
Table 11
Freescale Semiconductor
Input high voltage
Input low voltage
Input current
Output high voltage
Output low voltage
Output low voltage
Note:
Required assertion time of HRESET to activate reset flow
Required assertion time of PORESET with stable clock applied to CLKIN when
the device is in PCI host mode
Required assertion time of PORESET with stable clock applied to PCI_CLK when
the device is in PCI agent mode
HRESET assertion (output)
HRESET negation to negation (output)
Input setup time for POR config signals (CFG_RESET_SOURCE[0:3],
CFG_CLKIN_DIV, and CFG_LBMUX) with respect to negation of PORESET
when the device is in PCI host mode
Input setup time for POR config signals (CFG_RESET_SOURCE[0:3],
CFG_CLKIN_DIV, and CFG_LBMUX) with respect to negation of PORESET
when the device is in PCI agent mode
Input hold time for POR config signals with respect to negation of HRESET
• HRESET and SRESET are open drain pin, thus V
• This table applies for pins PORESET and HRESET. The PORESET is input pin, thus stated output voltages are not relevant.
RESET Initialization
provides the reset initialization AC timing specifications of the device.
provides the DC electrical characteristics for the RESET pins of the device.
RESET DC Electrical Characteristics
RESET AC Electrical Characteristics
Characteristic
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
Parameter/Condition
Table 11. RESET Initialization Timing Specifications
Table 10. RESET Pins DC Electrical Characteristics
Symbol
V
V
V
V
V
I
IN
OH
OL
OL
IH
IL
OH
is not relevant for these pins.
I
OH
I
I
OL
OL
Condition
= –8.0 mA
= 3.2 mA
= 8.0 mA
Min
512
32
32
32
16
4
4
0
–0.3
Min
2.0
2.4
Max
OV
t
t
t
t
t
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
DD
Max
± 30
t
t
0.8
0.5
0.4
CLKIN
CLKIN
Unit
RESET Initialization
ns
+ 0.3
Notes
Unit
μA
V
V
V
V
V
1
2
1
1
1
2
1
15

Related parts for mpc8378