mc68hc705c9a Freescale Semiconductor, Inc, mc68hc705c9a Datasheet - Page 17

no-image

mc68hc705c9a

Manufacturer Part Number
mc68hc705c9a
Description
M68hc05 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc705c9aC7B
Manufacturer:
MOTOROLA
Quantity:
500
Part Number:
mc68hc705c9aCFB
Manufacturer:
FREESCALE
Quantity:
164
Part Number:
mc68hc705c9aCFB
Manufacturer:
MOTOROLA
Quantity:
2 161
Part Number:
mc68hc705c9aCFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc705c9aCFB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc705c9aCFBE
Manufacturer:
FREESCALE
Quantity:
1 827
Part Number:
mc68hc705c9aCFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc705c9aCFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc705c9aCFNE
Manufacturer:
RFMD
Quantity:
8 729
Part Number:
mc68hc705c9aCFNE
Manufacturer:
FREESCA
Quantity:
3 328
Part Number:
mc68hc705c9aCFNE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc68hc705c9aCFNE
Quantity:
382
C12A — C12A/C9A Mode Select Bit
C12IRQ — C12A Interrupt Request Bit
STOPDIS — STOP Instruction Disable Bit
C12COPE — C12A COP Enable Bit
SEC — Security Enable Bit
Freescale Semiconductor
This read/write bit selects between C12A configuration and C9A configuration.
This read/write bit selects between an edge-triggered only or edge- and level-triggered external
interrupt pin. If configured in C9A mode, this bit has no effect and will be forced to 0 regardless of the
programmed state.
This read-only bit allows emulation of the “STOP disable” mask option on the MC68HC05C12A. (See
5.9 COP During Stop
forced to 0 regardless of the programmed state.
This read-only bit enables the COP function when configured in MC68HC05C12A mode. If configured
in MC68HC05C9A mode, this bit has no effect and will be forced to 0 regardless of the programmed
state.
This read-only bit enables the EPROM security feature. Once programmed, this bit helps to prevent
external access to the programmed EPROM data. The EPROM data cannot be verified or modified.
1 = Configured to emulate MC68HC05C12A
0 = Configured to emulate MC68HC05C9A
1 = Edge and level interrupt option selected
0 = Edge-only interrupt option selected
1 = If the MCU enters stop mode, the clock monitor is enabled to force a system reset
0 = STOP instruction executed as normal
1 = When in C12A mode, this enables the C12ACOP watchdog timer.
0 = When in C12A mode, this disables the C12ACOP watchdog timer.
1 = Security enabled
0 = Security disabled
Any Port B pin configured for interrupt capability will follow the same edge
or edge/level trigger as the IRQ pin.
During power-on reset, the device always will be configured as
MC68HC05C9A regardless of the state of the C12A bit.
$3FF1
Read:
Write:
Bit 7
SEC
Mode.) If configured in MC68HC05C9A mode, this bit has no effect and will be
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
= Unimplemented
Figure 1-3. Mask Option Register 2
6
5
NOTE
NOTE
4
C12COPE
3
STOPDIS
2
C12IRQ
1
C12A
Bit 0
Mask Options
17

Related parts for mc68hc705c9a