ksz8021rnli Micrel Semiconductor, ksz8021rnli Datasheet

no-image

ksz8021rnli

Manufacturer Part Number
ksz8021rnli
Description
10base-t/100base-tx Phy With Rmii Support
Manufacturer
Micrel Semiconductor
Datasheet
General Description
The KSZ8031RNL is a single-supply 10Base-T/100Base-
TX Ethernet physical layer transceiver for transmission
and reception of data over standard CAT-5 unshielded
twisted pair (UTP) cable.
The KSZ8031RNL is a highly-integrated, compact solution.
It reduces board cost and simplifies board layout by using
on-chip termination resistors for the differential pairs, by
integrating a low noise regulator to supply the 1.2V core,
and by offering 1.8/2.5/3.3V digital I/O interface support.
The KSZ8031RNL offers the Reduced Media Independent
Interface (RMII) for direct connection to RMII-compliant
MACs in Ethernet processors and switches.
As the power-up default, the KSZ8031RNL uses a 25MHz
crystal to generate all required clocks, including the
50MHz RMII reference clock output for the MAC. The
KSZ8021RNL is the version that takes in the 50MHz RMII
reference clock as the power-up default.
To facilitate system bring-up and debugging in production
testing and in product deployment, parametric NAND tree
support enables fault detection between KSZ8031RNL
I/Os and board, while Micrel’s LinkMD
diagnostics permit identification of faulty copper cabling.
The KSZ8031RNL and KSZ8021RNL are available in 24-
pin, lead-free QFN packages (see Ordering Information).
Data sheets and support documentation can be found on
Micrel’s web site at: www.micrel.com.
____________________________________________________________________________________________________________
Functional Diagram
LinkMD is a registered trademark of Micrel, Inc.
August 2010
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (
®
TDR-based cable
Features
• Single-chip 10Base-T/100Base-TX IEEE 802.3
• RMII v1.2 Interface support with 50MHz reference clock
• RMII back-to-back mode support for 100Mbps copper
• MDC/MDIO Management Interface for PHY register
• Programmable interrupt output
• LED outputs for link and activity status indication
• On-chip termination resistors for the differential pairs
• Baseline Wander Correction
• HP Auto MDI/MDI-X for reliable detection and
• Auto-negotiation to automatically select the highest link-
• Power down and power saving modes
• LinkMD
• Parametric NAND Tree support for fault detection
408
compliant Ethernet Transceiver
output to MAC, and option to input 50MHz reference
clock
repeater or media converter
configuration
correction for straight-through and crossover cables
with disable and enable option
up speed (10/100 Mbps) and duplex (half/full)
of faulty copper cabling
between chip I/Os and board
KSZ8021RNL / KSZ8031RNL
) 944-0800 • fax + 1 (408) 474-1000 •
®
10Base-T/100Base-TX PHY
TDR-based cable diagnostics for identification
with RMII Support
http://www.micrel.com
M9999-082710-1.0

Related parts for ksz8021rnli

ksz8021rnli Summary of contents

Page 1

General Description The KSZ8031RNL is a single-supply 10Base-T/100Base- TX Ethernet physical layer transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable. The KSZ8031RNL is a highly-integrated, compact solution. It reduces board cost and simplifies ...

Page 2

... Built-in 1.2V regulator for core • Available in 24-pin (4mm x 4mm) QFN package Ordering Information Temperature Part Number Range KSZ8021RNL 0°C to 70°C (1) −40°C to 85°C KSZ8021RNLI KSZ8031RNL 0°C to 70°C (1) −40°C to 85°C KSZ8031RNLI Note: 1. Contact factory for lead time. August 2010 Applications • ...

Page 3

Micrel, Inc. Revision History Revision Date Summary of Changes 1.0 8/16/10 Data sheet created. August 2010 KSZ8021RNL / KSZ8031RNL 3 M9999-082710-1.0 ...

Page 4

Micrel, Inc. Contents General Description .............................................................................................................................................................. 1 Features ................................................................................................................................................................................. 1 Functional Diagram............................................................................................................................................................... 1 Applications........................................................................................................................................................................... 2 Ordering Information ............................................................................................................................................................ 2 Revision History.................................................................................................................................................................... 3 Contents................................................................................................................................................................................. 4 List of Figures........................................................................................................................................................................ 6 List of Tables ......................................................................................................................................................................... 7 Pin Configuration – KSZ8021RNL / KSZ8031RNL.............................................................................................................. 8 ...

Page 5

Micrel, Inc. NAND Tree Support ............................................................................................................................................................ 21 NAND Tree I/O Testing..................................................................................................................................................... 22 Power Management ............................................................................................................................................................ 22 Power Saving Mode.......................................................................................................................................................... 22 Energy Detect Power Down Mode ................................................................................................................................... 22 Power Down Mode ........................................................................................................................................................... 22 Slow Oscillator Mode ........................................................................................................................................................ 23 Reference Circuit for ...

Page 6

Micrel, Inc. List of Figures Figure 1. Auto-Negotiation Flow Chart................................................................................................................................. 14 Figure 2. KSZ8021/31RNL RMII Interface (RMII – 25MHz Clock Mode) ............................................................................ 16 Figure 3. KSZ8021/31RNL RMII Interface (RMII – 50MHz Clock Mode) ............................................................................ 17 Figure 4. KSZ8021/31RNL and KSZ8041FTL ...

Page 7

Micrel, Inc. List of Tables Table 1. RMII Signal Description.......................................................................................................................................... 15 Table 2. RMII Signal Connection for RMII Back-to-Back Mode (100Base-TX Copper Repeater) ...................................... 18 Table 3. MII Management Frame Format – for KSZ8021/31RNL........................................................................................ 19 Table 4. MDI/MDI-X Pin Definition ...

Page 8

Micrel, Inc. Pin Configuration – KSZ8021RNL / KSZ8031RNL August 2010 24-Pin (4mm x 4mm) QFN 8 KSZ8021RNL / KSZ8031RNL M9999-082710-1.0 ...

Page 9

Micrel, Inc. Pin Description – KSZ8021RNL / KSZ8031RNL Pin Number Pin Name 1 VDD_1.2 2 VDDA_3.3 3 RXM 4 RXP 5 TXM 6 TXP REXT 10 MDIO 11 MDC 12 RXD1 13 RXD0 14 VDDIO ...

Page 10

Micrel, Inc. Pin Description – KSZ8021RNL / KSZ8031RNL (Continued) Pin Number Pin Name 19 TXEN 20 TXD0 21 TXD1 22 GND LED0 / 23 ANEN_SPEED 24 RST# PADDLE GND Notes Power supply. Gnd = Ground ...

Page 11

Micrel, Inc. Strapping Options – KSZ8021RNL / KSZ8031RNL Pin Number Pin Name 15 PHYAD[1:0] 23 ANEN_SPEED Note: 1. Ipu/O = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down ...

Page 12

Micrel, Inc. Functional Description: 10Base-T/100Base-TX Transceiver The KSZ8031RNL is an integrated single 3.3V supply Fast Ethernet transceiver fully compliant with the IEEE 802.3 Specification. It reduces board cost and simplifies board layout by using on-chip termination resistors for ...

Page 13

Micrel, Inc. 10Base-T Receive On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ ...

Page 14

Micrel, Inc. August 2010 Figure 1. Auto-Negotiation Flow Chart 14 KSZ8021RNL / KSZ8031RNL M9999-082710-1.0 ...

Page 15

Micrel, Inc. RMII Data Interface The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics: • Pin ...

Page 16

Micrel, Inc. So long as carrier detection criteria are met, CRS_DV remains asserted continuously from the first recovered dibit of the frame through the final recovered dibit, and it is negated prior to the first REF_CLK that follows the final ...

Page 17

Micrel, Inc. RMII – 50MHz Clock Mode The KSZ8021RNL is configured to RMII – 50MHz Clock Mode after it is powered up or hardware reset with the following: • An external 50MHz clock source (oscillator) connected to XI (Pin 8) ...

Page 18

Micrel, Inc. Back-to-Back Mode – 100Mbps Copper Repeater / Media Converter Two KSZ8021/31RNL devices can be connected back-to-back to form a managed 100Base-TX copper repeater. A KSZ8021/31RNL and a KSZ8041FTL can be connected back-to-back to provide a managed media converter ...

Page 19

Micrel, Inc. MII Management (MIIM) Interface The KSZ8021/31RNL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface enables upper-layer device, like a MAC processor, to monitor and control the ...

Page 20

Micrel, Inc. RJ-45 Pin Straight Cable A straight cable connects a MDI device to a MDI-X device MDI-X device to a MDI device. Figure 5 depicts a typical straight cable connection between a NIC card (MDI) and a ...

Page 21

Micrel, Inc. ® LinkMD Cable Diagnostics ® The LinkMD function utilizes time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems, such as open circuits, short circuits and impedance mismatches. ® LinkMD works by sending a pulse ...

Page 22

Micrel, Inc. NAND Tree I/O Testing The following procedure can be used to check for faults on the KSZ8021/31RNL digital I/O pin connections to the board: 1. Enable NAND tree mode by setting register 16h, bit [5] to ‘1’. 2. ...

Page 23

Micrel, Inc. Slow Oscillator Mode Slow Oscillator Mode is used to disconnect the input reference crystal/clock on XI (pin 8) and select the on-chip slow oscillator when the KSZ8021/31RNL device is not in use after power-up enabled by ...

Page 24

Micrel, Inc. Register Map Register Number (Hex) Description 0h Basic Control 1h Basic Status 2h PHY Identifier 1 3h PHY Identifier 2 4h Auto-Negotiation Advertisement 5h Auto-Negotiation Link Partner Ability 6h Auto-Negotiation Expansion 7h Auto-Negotiation Next Page 8h Link Partner ...

Page 25

Micrel, Inc. Register Description (Continued) Address Name Description Register 0h – Basic Control 1 = Power down mode 0 = Normal operation If software reset (register 0.15) is used to exit Power Down mode (register 0.11 = 1), two 0.11 ...

Page 26

Micrel, Inc. Register Description (Continued) Address Name Description 1 = Link is up 1.2 Link Status 0 = Link is down 1 = Jabber detected 1.1 Jabber Detect 0 = Jabber not detected (default is low) Extended 1 ...

Page 27

Micrel, Inc. Register Description (Continued) Address Name Description Register 5h – Auto-Negotiation Link Partner Ability 1 = Next page capable 5.15 Next Page next page capability 1 = Link code word received from partner 5.14 Acknowledge 0 ...

Page 28

Micrel, Inc. Register Description (Continued) Address Name Description Register 7h – Auto-Negotiation Next Page 1 = Additional next page(s) will follow 7.15 Next Page 0 = Last page 7.14 Reserved 1 = Message page 7.13 Message Page 0 = Unformatted ...

Page 29

Micrel, Inc. Register Description (Continued) Address Name Description Register 15h – RXER Counter 15.15:0 RXER Counter Receive error counter for Symbol Error frames Register 16h – Operation Mode Strap Override 16.15:11 Reserved 16.10 Reserved 16.9:7 Reserved RMII B-to ...

Page 30

Micrel, Inc. Register Description (Continued) Address Name Description Link Partner 1 = Enable Link Partner Acknowledge Interrupt Acknowledge 1b. Disable Link Partner Acknowledge Interrupt Enable Link Down 1= Enable Link Down Interrupt 1b.10 Interrupt 0 = Disable Link ...

Page 31

Micrel, Inc. Register Description (Continued) Address Name Description Register 1Eh – PHY Control 1 1e.15:10 Reserved 1 = Flow control capable Enable Pause 1e.9 (Flow Control flow control capability 1 = Link is up 1e.8 Link Status ...

Page 32

Micrel, Inc. Register Description (Continued) Address Name Description 1 = Enable power saving 1f.10 Power Saving 0 = Disable power saving 1 = Interrupt pin active high 1f.9 Interrupt Level 0 = Interrupt pin active low 1 = Enable jabber ...

Page 33

Micrel, Inc. Absolute Maximum Ratings Supply Voltage ) .................................................. −0.5V to +1.8V (V DD_1.2 ) ....................................... −0.5V to +4. DDIO, DDA_3.3 Input Voltage (all inputs) .............................. −0.5V to +4.0V Output Voltage (all outputs) ......................... −0.5V to +4.0V Lead ...

Page 34

Micrel, Inc. Electrical Characteristics Symbol Parameter 100Base-TX Transmit (measured differentially after 1:1 transformer) V Peak Differential Output Voltage O V Output Voltage Imbalance IMB Rise/Fall Time Rise/Fall Time Imbalance Duty-Cycle Distortion Overshoot V Reference Voltage ...

Page 35

Micrel, Inc. Timing Diagrams RMII Timing Timing Parameter t cyc Table 7. RMII Timing Parameters – KSZ8021/31RNL (25MHz input to XI pin, 50MHz output from REF_CLK pin) Timing Parameter t cyc ...

Page 36

Micrel, Inc. Auto-Negotiation Timing Timing Parameter t BTB t FLPW CTD t CTC Table 9. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters August 2010 Figure 10. Auto-Negotiation Fast Link Pulse (FLP) Timing Description FLP Burst to FLP ...

Page 37

Micrel, Inc. MDC/MDIO Timing Timing Parameter Description t MDC period P t MDIO (PHY input) setup to rising edge of MDC 1MD1 t MDIO (PHY input) hold from rising edge of MDC MD2 MDIO (PHY output) delay from rising edge ...

Page 38

Micrel, Inc. Reset Timing The KSZ8021/31RNL reset timing requirement is summarized in Figure 12 and Table 11. Parameter Description t Supply voltage ( Stable supply voltage ( Configuration setup time cs t Configuration hold time ch ...

Page 39

Micrel, Inc. Reset Circuit The following reset circuit is recommended for powering up the KSZ8021/31RNL if reset is triggered by the power supply. The following reset circuit is recommended for applications where reset is driven by another device (e.g., CPU ...

Page 40

Micrel, Inc. Reference Circuit for LED Strapping Pin The pull-up, float and pull-down reference circuits for the LED0/ANEN_SPEED strapping pin are shown in Figure 15 for 3.3V and 2.5V VDDIO. For 1.8V VDDIO, LED indication support is not recommended due ...

Page 41

Micrel, Inc. Magnetics Specification A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode chokes is recommended for exceeding FCC requirements. Tables 12 and 13 list recommended magnetic characteristics and qualified magnetics for the ...

Page 42

Micrel, Inc. Characteristics Frequency Frequency tolerance (max) Table 14. 25MHz Crystal / Reference Clock Selection Criteria For the KSZ8021/31RNL in RMII – 50MHz Clock Mode, the reference clock is 50MHz. The reference clock connection to XI (Pin 8), and the ...

Page 43

Micrel, Inc. Package Information MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished ...

Related keywords