xcr3128a Xilinx Corp., xcr3128a Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
xcr3128a
Manufacturer Part Number
xcr3128a
Description
Cpld With Enhanced Clocking
Manufacturer
Xilinx Corp.
Datasheet
1.XCR3128A.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xcr3128a-10TQ128C
Manufacturer:
XILINX
Quantity:
8
Part Number:
xcr3128a-10VQG100I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
xcr3128a-12TQ128C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
xcr3128a-12TQG128C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
xcr3128a-12VQ100C
Manufacturer:
XILINX
Quantity:
1 400
Company:
Part Number:
xcr3128a-12VQ100C
Manufacturer:
XILINX
Quantity:
23
AC Electrical Characteristics
Commercial: 0 C
DS035 (v1.3) October 9, 2000
t
t
t
t
t
t
t
t
t
t
f
f
f
t
t
t
t
t
t
t
t
t
Notes:
PD_PAL
PD_PLA
CO
SU_PAL
SU_PLA
H
CH
CL
R
F
MAX1
MAX2
MAX3
BUF
PDF_PAL
PDF_PLA
CF
INIT
ER
EA
RP
RR
Symbol
1. Specifications measured with one output switching. See
2. This parameter guaranteed by design and characterization, not by test.
3. Output C
Propagation delay time, input (or
feedback node) to output through PAL
Propagation delay time, input (or
feedback node) to output through PAL +
PLA
Clock to out (global synchronous clock
from pin)
Setup time (from input or feedback node)
through PAL
Setup time (from input or feedback node)
through PAL + PLA
Hold time
Clock High time
Clock Low time
Input rise time
Input fall time
Maximum FF toggle rate
Maximum internal frequency
1/(t
Maximum external frequency
1/(t
Output buffer delay time
Input (or feedback node) to internal
feedback node delay time through PAL
Input (or feedback node) to internal
feedback node delay time through
PAL+PLA
Clock to internal feedback node delay
time
Delay from valid V
Input to output disable
Input to output valid
Input to register preset
Input to register reset
R
SUPAL
SUPAL
L
2
T
= 5 pF.
AMB
This product has been discontinued. Please see
+ t
+ t
2
2
CF
CO
+70 C; 3.0V
2
2
Parameter
)
)
2
2
CC
2
to valid reset
2
2, 3
2
2
2
1/(t
V
2
CC
CH
2
XCR3128A: 128 Macrocell CPLD with Enhanced Clocking
1
+ t
For Commercial Grade Devices
3.6V
2
CL
)
www.xilinx.com
2
1-800-255-7778
Min.
250
143
111
3.5
2
3
2
5
2
2
2
3
Figure 6
7
Max.
and
100
100
7.5
5.5
5.5
3.5
20
9
0
2
7
8
8
9
9
www.xilinx.com/partinfo/notify/pdn0007.htm
Table 7
Min.
200
118
5.5
2.5
2.5
91
for derating.
2
3
2
4
2
3
10
Max.
11.5
100
100
7.5
4.5
9.5
9.5
9.5
9.5
10
20
7
0
2
9
Min.
167
7.5
91
71
2
3
2
6
3
3
2
3
12
Max.
13.5
100
100
9.5
12
20
10
10
10
10
8
0
2
8
5
for details.
Unit
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
12