x9261uv24zt1 Intersil Corporation, x9261uv24zt1 Datasheet

no-image

x9261uv24zt1

Manufacturer Part Number
x9261uv24zt1
Description
Dual Digitally Controlled Xdcp? Potentiometers
Manufacturer
Intersil Corporation
Datasheet
Dual Digitally-Controlled (XDCP™)
Potentiometers
FEATURES
• Dual–Two Separate Potentiometers
• 256 Resistor Taps/pot–0.4% Resolution
• SPI Serial Interface for Write, Read, and Transfer
• Wiper Resistance, 100Ω typical @ V
• 4 Nonvolatile Data Registers for Each
• Nonvolatile Storage of Multiple Wiper Positions
• Power-on Recall Loads Saved Wiper Position on
• Standby Current < 5µA Max
• 50kΩ, 100kΩ Versions of End to End Resistance
• 100 yr. Data Retention
• Endurance: 100,000 Data Changes per Bit per
• 24 Ld SOIC, 24 Ld TSSOP
• Low Power CMOS
• Power Supply V
• Pb-Free Plus Anneal Available (RoHS Compliant)
FUNCTIONAL DIAGRAM
Interface
Operations of the Potentiometer Single Supply
Device
Potentiometer
Power-up.
Register
Bus
SPI
Address
Status
Data
CC
= 5V ±10%
®
and Control
Interface
V
V
1
Bus
CC
SS
Data Sheet
Transfer
Inc/Dec
Control
Write
Read
CC
= 5V
XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved
Power-on Recall
Register (WCR)
Data Registers
Wiper Counter
1-888-INTERSIL or 1-888-468-3774
(DR0-DR3)
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Single Supply/Low Power/256-Tap/SPI Bus
DESCRIPTION
The
potentiometer
integrated circuit.
The digital controlled potentiometer is implemented
using 255 resistive elements in a series array.
Between each element are tap points connected to the
wiper terminal through switches. The position of the
wiper on the array is controlled by the user through the
SPI bus interface. Each potentiometer has associated
with it a volatile Wiper Counter Register (WCR) and
four non-volatile Data Registers that can be directly
written to and read by the user. The contents of the
WCR controls the position of the wiper on the resistor
array though the switches. Powerup recalls the
contents of the default Data Register (DR0) to the
WCR.
The XDCP can be used as a three-terminal
potentiometer or as a two terminal variable resistor in
a wide variety of applications including control,
parameter adjustments, and signal processing.
October 12, 2006
R
W0
X9261
All other trademarks mentioned are the property of their respective owners.
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
R
R
H0
L0
(XDCP)
integrates
R
50kΩ or 100kΩ versions
W1
R
R
H1
L1
on
2
a
digitally
monolithic
X9261
FN8171.4
controlled
CMOS

Related parts for x9261uv24zt1

x9261uv24zt1 Summary of contents

Page 1

Data Sheet Dual Digitally-Controlled (XDCP™) Potentiometers FEATURES • Dual–Two Separate Potentiometers • 256 Resistor Taps/pot–0.4% Resolution • SPI Serial Interface for Write, Read, and Transfer Operations of the Potentiometer Single Supply Device • Wiper Resistance, 100Ω typical @ V ...

Page 2

Ordering Information PART PART NUMBER MARKING X9261US24 X9261US X9261US24Z (Note) X9261US Z X9261UV24 X9261UV X9261UV24Z (Note) X9261UV Z NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, ...

Page 3

SYSTEM LEVEL APPLICATIONS • Adjust the contrast in LCD displays • Control the power level of LED transmitters in communication systems • Set and regulate the DC biasing point power amplifier in wireless systems • Control the ...

Page 4

H (HOLD) OLD HOLD is used in conjunction with the CS pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without ...

Page 5

Figure 1. Detailed Potentiometer Block Diagram One of Two Potentiometers SERIAL DATA PATH FROM INTERFACE CIRCUITRY REGISTER 0 (DR0) REGISTER 2 (DR2) IF WCR = 00[H] THEN WCR = FF[H] THEN ...

Page 6

Table 1. Wiper Counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V). WCR7 WCR6 WCR5 V V (MSB) Table 2. Data Register, DR (8-bit), Bit [7:0]: Used to store wiper positions or data (Nonvolatile, NV). ...

Page 7

Register Selection Register Selected RB DR0 0 DR1 0 DR2 1 DR3 1 DEVICE DESCRIPTION Instructions Four of the ten instructions are three bytes in length. These instructions are: – Read Wiper Counter Register – read the current wiper position ...

Page 8

Figure 2. Two-Byte Instruction Sequence CS SCK ID3 ID2 ID1 ID0 Device ID Figure 3. Three-Byte Instruction Sequence (Write) CS SCL ID3 ID2 ID1 ID0 0 0 Internal Device ID ...

Page 9

Figure 5. Three-Byte Instruction Sequence (Read Status Register) CS SCL ID3 ID2 ID1 ID0 Internal Device ID Address Figure 6. Increment/Decrement Instruction Sequence CS SCL ...

Page 10

Table 5. Instruction Set Instruction I3 Read Wiper Counter 1 Register Write Wiper Counter 1 Register Read Data Register 1 Write Data Register 1 XFR Data Register to 1 Wiper Counter Register XFR Wiper Counter 1 Register to Data Register ...

Page 11

Write Data Register (DR) Device Type Device Identifier Addresses CS Falling Edge Global Transfer Data Register (DR) to Wiper Counter Register (WCR) Device Type Device CS ...

Page 12

ABSOLUTE MAXIMUM RATINGS Temperature under bias .................... -65°C to +135°C Storage temperature ......................... -65°C to +150°C Voltage on SCK any address input with respect to V ................................. -1V to +7V SS Δ VL) |................................................... 5.5V H ...

Page 13

D.C. OPERATING CHARACTERISTICS Symbol Parameter I V supply current CC1 CC (active supply current CC2 CC (nonvolatile write current (standby Input leakage current LI I Output leakage current LO V Input HIGH voltage ...

Page 14

EQUIVALENT A.C. LOAD CIRCUIT 5V 1462Ω SO pin 2714Ω 100pF AC TIMING Symbol f SSI/SPI clock frequency SCK t SSI/SPI clock cycle rime CYC t SSI/SPI clock high rime WH t SSI/SPI clock low time WL t Lead time LEAD ...

Page 15

HIGH-VOLTAGE WRITE CYCLE TIMING Symbol t High-voltage write cycle time (store instructions) WR XDCP TIMING Symbol t Wiper response time after the third (last) power supply is stable WRPO t Wiper response time after instruction issued (all load instructions) WRL ...

Page 16

Output Timing CS SCK t V MSB SO ADDR SI Hold Timing CS SCK HOLD XDCP Timing (for All Load Instructions) CS SCK MSB SI VWx High Impedance SO Write Protect and Device Address Pins Timing ...

Page 17

APPLICATIONS INFORMATION Basic Configurations of Electronic Potentiometers V R Three terminal Potentiometer; Variable voltage divider Application Circuits Noninverting Amplifier – (1 Offset Voltage Adjustment R 1 ...

Page 18

Application Circuits (continued) Attenuator – -1/2 ≤ G ≤ +1/2 Inverting Amplifier ...

Page 19

Small Outline Plastic Packages (SOIC) N INDEX 0.25(0.010) H AREA E - SEATING PLANE - -C- α 0.10(0.004) 0.25(0.010 NOTES: 1. Symbols are defined in the ...

Page 20

... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords