adv7344 Analog Devices, Inc., adv7344 Datasheet - Page 74

• Manufacturer Part Number: adv7344
• Description: Multiformat Video Encoder Six 14-bit Noise Shaped Video Dacs
• Manufacturer: Analog Devices, Inc.

ADV7344
APPENDIX 4—INTERNAL TEST PATTERN GENERATION
SD TEST PATTERNS
The ADV7344 is able to generate SD color bar and black bar
test patterns.
The register settings in Table 56 are used to generate an SD
NTSC 75% color bar test pattern. CVBS output is available on
DAC 4, S-Video (Y/C) output is on DAC 5 and DAC 6, and
YPrPb output is on DAC 1 to DAC 3. Upon power-up, the
subcarrier frequency registers default to the appropriate values
for NTSC. All other registers are set as normal/default.
Table 56. SD NTSC Color Bar Test Pattern Register Writes
Subaddress
0x00
0x82
0x84
To generate an SD NTSC black bar test pattern, the same
settings shown in Table 56 should be used with an additional
write of 0x24 to Subaddress 0x02.
For PAL output of either test pattern, the same settings are used,
except that Subaddress 0x80 is programmed to 0x11 and the
subcarrier frequency registers are programmed as shown in
Table 57.
Table 57. PAL F
Subaddress
0x8C
0x8D
0x8E
0x8F
SC
Description
F
F
F
F
Register Writes
SC
SC
SC
SC
0
1
2
3
Setting
0xFC
0xC9
0x40
Setting
0xCB
0x8A
0x09
0x2A
Rev. 0 | Page 74 of 88
Note that when programming the F
write the values in the sequence F
F
complete.
ED/HD TEST PATTERNS
The ADV7344 is able to generate ED/HD color bar, black bar,
and hatch test patterns.
The register settings in Table 58 are used to generate an ED
525p hatch test pattern. YPrPb output is available on DAC 1 to
DAC 3. All other registers are set as normal/default.
Table 58. ED 525p Hatch Test Pattern Register Writes
Subaddress
0x00
0x01
0x31
To generate an ED 525p black bar test pattern, the same settings
as shown in Table 58 should be used with an additional write of
0x24 to Subaddress 0x02.
To generate an ED 525p flat field test pattern, the same settings
shown in Table 58 should be used, except that 0x0D should be
written to Subaddress 0x31.
The Y, Cr, and Cb levels for the hatch and flat field test patterns
can be controlled using Subaddress 0x36, Subaddress 0x37, and
Subaddress 0x38, respectively.
For ED/HD standards other than 525p, the same settings as
shown in Table 58 (and subsequent comments) are used except
that Subaddress 0x30, Bits[7:3] are updated as appropriate.
SC
value to be written is accepted only after the F
Setting
0x1C
0x10
0x05
SC
0, F
SC
registers, the user must
SC
1, F
SC
2, F
SC
SC
3 write is
3. The full