adv7181d Analog Devices, Inc., adv7181d Datasheet - Page 7

no-image

adv7181d

Manufacturer Part Number
adv7181d
Description
10-bit, 10-channel, Multiformat Sdtv/hdtv Video Decoder And Rgb Graphics Digitizer
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7181dBCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adv7181dBCPZ-RL
Manufacturer:
ADI
Quantity:
3 000
Part Number:
adv7181dBCPZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adv7181dWBCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Data Sheet
TIMING CHARACTERISTICS
AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. T
unless otherwise noted. The minimum and maximum specifications are guaranteed over this temperature range.
Table 4.
Parameter
SYSTEM CLOCK AND CRYSTAL
I
RESET FEATURE
CLOCK OUTPUTS
DATA AND CONTROL OUTPUTS
1
2
3
4
5
Timing Diagrams
2
Guaranteed by characterization.
TTL input values are 0 V to 3 V, with rise/fall times of ≤3 ns, measured between the 10% and 90% points.
SDP timing figures obtained using default drive strength value (0xD5) in Register Subaddress 0xF4.
CP timing figures obtained using maximum drive strength value (0xFF) in Register Subaddress 0xF4.
DDR timing specifications dependent on LLC output pixel clock; T
C PORT
Crystal Nominal Frequency
Crystal Frequency Stability
Horizontal Sync Input Frequency
LLC Frequency Range
SCLK Frequency
SCLK Minimum Pulse Width High
SCLK Minimum Pulse Width Low
Hold Time (Start Condition)
Setup Time (Start Condition)
SDATA Setup Time
SCLK and SDATA Rise Time
SCLK and SDATA Fall Time
Setup Time (Stop Condition)
Reset Pulse Width
LLC Mark-Space Ratio
Data Output Transition Time
SDR (SDP)
SDR (CP)
DDR (CP)
2
1
4
4, 5
3
SDATA
SCLK
t
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
3
1
2
3
4
5
6
7
8
9
11
12
13
14
15
16
17
18
:t
10
t
2
Description
Negative clock edge to start of valid data
End of valid data to negative clock edge
End of valid data to negative clock edge
Negative clock edge to start of valid data
Positive clock edge to end of valid data
Positive clock edge to start of valid data
Negative clock edge to end of valid data
Negative clock edge to start of valid data
t
6
LLC
t
7
/4 = 9.25 ns at LLC = 27 MHz.
t
1
Figure 2. I
Rev. 0 | Page 7 of 24
t
2
5
C Timing
t
3
t
4
Min
14.8
12.825
0.6
1.3
0.6
0.6
100
5
45:55
−2.95 + T
−0.5 + T
−4 + T
0.25 + T
LLC
LLC
LLC
/4
LLC
/4
/4
/4
Typ
28.63636
0.6
MIN
to T
t
8
MAX
= −40°C to +85°C,
Max
±50
110
75
400
300
300
55:45
3.6
2.4
2.8
0.1
ADV7181D
Unit
MHz
ppm
kHz
MHz
kHz
μs
μs
μs
μs
ns
ns
ns
μs
ms
% duty
cycle
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for adv7181d