lm8333ggr8x National Semiconductor Corporation, lm8333ggr8x Datasheet - Page 8

no-image

lm8333ggr8x

Manufacturer Part Number
lm8333ggr8x
Description
Mobile I/o Companion Supporting Key-scan, I/o Expansion, Pwm, And Access.bus Host Interface
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM8333GGR8X
Manufacturer:
MAX
Quantity:
1 916
Part Number:
LM8333GGR8X
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
lm8333ggr8x/NOPB
Quantity:
3 057
www.national.com
9.2.2 General-Purpose I/O (GPIO)
Figure 5 shows the commands to write, read and control the
general-purpose I/O port pins, GEN_IO_0, GEN_IO_1,
GEN_IO_2, and GEN_IO_3.
Table 4 shows the pin configuration for all four combinations
of control bit settings (data output and direction) for the gen-
eral-purpose I/O pins. GEN_IO_3 cannot be put into the high
9.2.3 External Interrupts
When the GEN_IO_0 or GEN_IO_1 pins are configured as
inputs, a SET_EXT_INT command (0xD1) can be used to
enable receiving external interrupts on either or both of these
pins. Setting the EX_0 or EX_1 bits in the data byte of the
SET_EXT_INT command (as shown in Figure 6) enables the
corresponding pin as an external interrupt input. When en-
abled as an interrupt input, any rising or falling edge causes
the IRQ output to be asserted. If the LM8333 was in Halt
mode, it also wakes up into Active mode.
OUT_DIR Bit
GEN_IO_DIR Bit
X
0
1
0
0
0
1
1
PWM_DIR Bit
FIGURE 5. General-Purpose I/O Control Commands
TABLE 4. General Purpose I/O Pin Configuration
X
1
1
0
TABLE 3. Summary of PWM Control Bits
GEN_IO_OUT Bit
0
1
0
1
MOD BIT
8
0
0
0
1
All general-purpose I/O pins can be programmed as inputs or
outputs as shown in Table 4. The GEN_IO_0 and GEN_IO_1
pins provide an additional capability for programmable wake-
up.
impedance (Hi-Z) input mode. When programmed as an in-
put, it can only be configured as an input with a weak pullup.
When both GEN_IO_0 and GEN_IO_1 are configured as in-
terrupt inputs, bits 1 and 2 of the interrupt code indicate which
input asserted the interrupt. However, if only one of
GEN_IO_0 or GEN_IO_1 is configured as an interrupt input,
both bits 1 and 2 of the interrupt code will be set when an
interrupt occurs.
FIGURE 6. SET_EXT_INT Command Data Byte
Direction
Output
Output
Input
Input
Drive output low
Drive output high
TRI-STATE® mode
PWM timer output
Description
20210607
Weak Pullup
Drive High
Drive Low
State
Hi-Z
20210608

Related parts for lm8333ggr8x