cs5360 Cirrus Logic, Inc., cs5360 Datasheet - Page 14
cs5360
Manufacturer Part Number
cs5360
Description
24-bit Stereo A/d Converter For Digital Audio
Manufacturer
Cirrus Logic, Inc.
Datasheet
1.CS5360.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5360-BS
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
cs5360-BSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
cs5360-KS
Manufacturer:
CRYSTAL
Quantity:
20 000
Company:
Part Number:
cs5360-KSR
Manufacturer:
MISCELLANEOUS
Quantity:
67 000
Part Number:
cs5360-KSZ
Manufacturer:
CIRRUS
Quantity:
20 000
4.7
The CS5360 has a power-down mode wherein typ-
ical consumption drops to 1.0 mW. This is initiated
when a loss of clock is detected (either LRCK or
MCLK in Slave Mode or MCLK in Master Mode),
RST is enabled or DIF0 / DIF1 are at a logic 1. The
initialization sequence will begin whenever valid
clocks are restored, RST is disabled and DIF0 /
DIF1 are restored. If the MCLK / LRCK frequency
ratio changes during power-down, the CS5360 will
adapt to these new operating conditions. However,
only the RST method of power-down will include
the Master/Slave decision in the initialization se-
quence.
4.8
As with any high resolution converter, the CS5360
requires careful attention to power supply and
grounding arrangements to optimize performance.
Figure6 shows the recommended power arrange-
ments with VA+ connected to a clean +5volt sup-
ply. VD+ should be derived from VA+ through a 2
ohm resistor. VD+ should not be used to power ad-
ditional digital circuitry. All mode pins which re-
quire VD+ should be connected to pin 6 of the
CS5360. All mode pins which require DGND
should be connected to pin 5 of the CS5360.
AGND and DGND, Pins 4 and 5, should be con-
nected together at the CS5360. DGND for the
CS5360 should not be confused with the ground for
14
Power-Down
Grounding and Power Supply
Decoupling
the digital section of the system. The CS5360
should be positioned over the analog ground plane
near the digital / analog ground plane split. The an-
alog and digital ground planes must be connected
elsewhere in the system. The CS5360 evaluation
board, CDB5360, demonstrates this layout tech-
nique. This technique minimizes digital noise and
insures proper power supply matching and se-
quencing. Decoupling capacitors should be located
as near to the CS5360 as possible.
4.9
Figures 12-15 show the performance of the digital
filter included in the CS5360. All plots are normal-
ized to Fs. Assuming a sample rate of 48 kHz, the
0.5 frequency point on the plot refers to 24 kHz.
The filter frequency response scales precisely with
the sample rate.
Digital Filter
CS5360
DS280PP2