max5812peut-t Maxim Integrated Products, Inc., max5812peut-t Datasheet - Page 9

• Manufacturer Part Number: max5812peut-t
• Description: Max5812 12-bit Low-power, 2-wire, Serial Voltage-output Dac
• Manufacturer: Maxim Integrated Products, Inc.

low transition on SDA with SCL high. A STOP condition
is a low-to-high transition on SDA while SCL is high
(Figure 2). A START condition from the master signals
the beginning of a transmission to the MAX5812. The
master terminates transmission by issuing a not
acknowledge followed by a STOP condition (see the
Acknowledge Bit section). The STOP condition frees the
bus. If a repeated START condition (S
instead of a STOP condition, the bus remains active.
When a STOP condition or incorrect address is detect-
ed, the MAX5812 internally disconnects SCL from the
serial interface until the next START condition, minimiz-
ing digital noise and feedthrough.
The MAX5812 recognizes a STOP condition at any point
during transmission except when a STOP condition
occurs in the same high pulse as a START condition
(Figure 3). This condition is not a legal I
least one clock pulse must separate any START and
STOP conditions.
A repeated start (S
of data direction on the bus. Such a change occurs
when a command word is required to initiate a read
operation. S
writing to several I
relinquish control of the bus. The MAX5812 serial inter-
face supports continuous write operations with or with-
out an S
operations require S
in direction of data flow.
The acknowledge bit (ACK) is the ninth bit attached to
any 8-bit data word. ACK is always generated by the
receiving device. The MAX5812 generates an ACK
when receiving an address or data by pulling SDA low
during the ninth clock period. When transmitting data,
the MAX5812 waits for the receiving device to generate
an ACK. Monitoring ACK allows detection of unsuc-
cessful data transfers. An unsuccessful data transfer
occurs if a receiving device is busy or if a system fault
has occurred. In the event of an unsuccessful data
transfer, the bus master should reattempt communica-
tion at a later time.
A bus master initiates communication with a slave
device by issuing a START condition followed by the
7-bit slave address (Figure 4). When idle, the MAX5812
waits for a START condition followed by its slave
address. The serial interface compares each address
r
condition separating them. Continuous read
r
also can be used when the bus master is
_______________________________________________________________________________________
r
) condition might indicate a change
2
r
C devices and does not want to
conditions because of the change
Repeated START Conditions
Acknowledge Bit (ACK)
Early STOP Conditions
12-Bit Low-Power, 2-Wire, Serial
r
Slave Address
) is generated
2
C format, at
value bit-by-bit, allowing the interface to power-down
immediately when an incorrect address is detected.
The LSB of the address word is the Read/Write (R/W)
bit. R/W indicates whether the master is writing to or
reading from the MAX5812 (R/W = 0 selects the write
condition, R/W = 1 selects the read condition). After
receiving the proper address, the MAX5812 issues an
ACK by pulling SDA low for one clock cycle.
The MAX5812 has eight factory/user-programmed
addresses (Table 2). Address bits A6 through A1 are
preset; A0 is controlled by ADD. Connecting ADD to
GND sets A0 = 0. Connecting ADD to V
This feature allows up to eight MAX5812s to share a bus.
In write mode (R/W = 0), data that follows the address
byte controls the MAX5812 (Figure 5). Bits C3–C0 con-
figure the MAX5812 (Table 3). Bits D11–D0 are DAC
data. Input and DAC registers update on the falling
edge of SCL during the acknowledge bit. Should the
write cycle be prematurely aborted, data will not be
updated and the write cycle must be repeated. Figure
6 shows two example write data sequences.
Table 2. MAX5812 I
Figure 4. Slave Address Byte Definition
Figure 5. Command Byte Definition
MAX5812M
MAX5812M
MAX5812N
MAX5812N
MAX5812L
MAX5812L
MAX5812P
MAX5812P
PART
Voltage-Output DAC
S
C3
A6
C2
A5
C1
A4
C0
V
GND
GND
GND
GND
2
V
V
V
V
ADD
DD
DD
DD
DD
C Slave Addresses
A3
D11
A2
D10
Write Data Format
DEVICE ADDRESS
A1
D9
DD
0010 000
0010 001
0010 010
0010 011
0110 100
0110 101
1010 100
1010 101
(A
A0
sets A0 = 1.
6
...A
D8
R/W
0
)
9