74lvxz161284 Fairchild Semiconductor, 74lvxz161284 Datasheet

no-image

74lvxz161284

Manufacturer Part Number
74lvxz161284
Description
Low Voltage Ieee 161284 Translating Transceiver With Power-up Protection
Manufacturer
Fairchild Semiconductor
Datasheet
© 2002 Fairchild Semiconductor Corporation
74LVXZ161284MEA
74LVXZ161284MEX
74LVXZ161284MTD
74LVXZ161284MTX
74LVXZ161284
Low Voltage IEEE 161284 Translating Transceiver
with Power-Up Protection
General Description
The LVXZ161284 contains eight bidirectional data buffers
and eleven control/status buffers to implement a full
IEEE 1284 compliant interface. The device supports the
IEEE 1284 standard and is intended to be used in an
Extended Capabilities Port mode (ECP). The pinout allows
for easy connection from the Peripheral (A-side) to the
Host (cable side).
Outputs on the cable side can be configured to be either
open drain or high drive ( ± 14 mA) and are connected to a
separate power supply pin (V
outputs to be driven by a higher supply voltage than
resistance of these outputs on the cable side is optimized
to drive an external cable. In addition, the C inputs and the
B and Y outputs on the cable side contain internal pull-up
resistors connected to the V
proper input termination and pull-ups for open drain output
mode.
Outputs on the Peripheral side are standard low-drive
CMOS outputs designed to interface with 3V logic. The DIR
input controls data flow on the A
pins.
This device also has an added power-up protection feature
which forces the Y outputs (Y
power-on until one of the associated inputs (A
HIGH. When an associated input (A
Y outputs (Y
Ordering Code
the A-side. The pull-up and pull-down series termination
Order Number
9
- Y
13
) are activated.
Package
Number
MS48A
MS48A
MTD48
MTD48
9
CC-Cable
CC-Cable
- Y
1
13
–A
9
) to a high state after
- A
8
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[RAIL]
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TAPE and REEL]
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[RAIL]
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
) that allows these
/B
supply to provide
13
1
) goes HIGH, all
–B
8
9
DS500729
- A
transceiver
13
) goes
Features
I Supports IEEE 1284 Level 1 and Level 2 signaling
I Translation capability allows outputs on the cable side to
I All inputs have hysteresis to provide noise margin
I B and Y output resistance optimized to drive external
I B and Y outputs in high impedance mode during power
I C inputs and B, Y outputs on cable side have internal 1.4
I Flow-through pin configuration allows easy interface
I Replaces the function of two (2) 74ACT1284 devices
I Power-up protection prevents errors when the printer is
standards for bidirectional parallel communications
between personal computers and printing peripherals
interface with 5V signals
cable
down
k Ω pull-up resistors
between the “Peripheral and Host”
powered on but no valid signal is at the input pins
(A
9
- A
Package Description
13
).
May 2002
Revised May 2002
www.fairchildsemi.com

Related parts for 74lvxz161284

74lvxz161284 Summary of contents

Page 1

... Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL] 74LVXZ161284MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL] 74LVXZ161284MTX MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL] © 2002 Fairchild Semiconductor Corporation Features ...

Page 2

Logic Symbol Connection Diagram www.fairchildsemi.com Pin Descriptions Pin Names Description HD High Drive Enable Input (Active HIGH) DIR Direction Control Input A –A Inputs or Outputs –B Inputs or Outputs –A Inputs 9 13 ...

Page 3

Logic Diagrams FIGURE 1. Input Detection Circuit Timing Input Detection Circuit 3 www.fairchildsemi.com ...

Page 4

Absolute Maximum Ratings Supply Voltage CC—Cable V Must Be ≥ V CC—Cable CC Input Voltage (V )—(Note –A , PLH , DIR, HD − 0. – ...

Page 5

DC Electrical Characteristics Symbol Parameter V Maximum LOW A , HLH OL n Level Output Voltage PLH PLH R Maximum Output ...

Page 6

AC Electrical Characteristics Symbol Parameter Min t A – –B 2.0 PHL – –B 2.0 PLH – –A 2.0 PHL 1 8 ...

Page 7

AC Loading and Waveforms Pulse Generator for all pulses: Rate ≤ 1.0 MHz; Z FIGURE 2. Port and Propagation Delay Waveforms FIGURE 3. Port and Output Waveforms FIGURE ...

Page 8

AC Loading and Waveforms FIGURE 5. Port and Slew Test Load and Waveforms FIGURE 6. Port and Slew Test Load and Waveforms www.fairchildsemi.com (Continued) 8 ...

Page 9

AC Loading and Waveforms t = Output Rise Time, Open Drain Output Fall Time, Open Drain f FIGURE 7. Ports and Rise and Fall Test Load and Waveforms for Open Drain ...

Page 10

AC Loading and Waveforms FIGURE 9. t PZH FIGURE 10. t www.fairchildsemi.com (Continued) and t Test Load and Waveforms, DIR to A PZL and t Test Load and Waveforms PHZ PLZ DIR to B – –A 1 ...

Page 11

Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A 11 www.fairchildsemi.com ...

Related keywords