74lvx238 STMicroelectronics, 74lvx238 Datasheet

no-image

74lvx238

Manufacturer Part Number
74lvx238
Description
Low Voltage Cmos 3 To 8 Line Decoder With 5v Tolerant Inputs
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVX238
Manufacturer:
ST
0
Part Number:
74lvx238M
Manufacturer:
ST
0
Part Number:
74lvx238MTR
Manufacturer:
ST
0
Part Number:
74lvx238TTR
Manufacturer:
ST
0
DESCRIPTION
The 74LVX238 is a low voltage CMOS 3 TO 8
LINE DECODER fabricated with sub-micron
silicon gate and double-layer metal wiring C
technology. It is ideal for low power, battery
operated and low noise 3.3V applications.
If the device is enabled, 3 binary select (A, B, and
C) determine which one of the outputs will go high.
If enable input G1 is held low or either G2A or G2B
Figure 1: Pin Connection And IEC Logic Symbols
August 2004
HIGH SPEED:
t
5V TOLERANT INPUTS
INPUT VOLTAGE LEVEL:
V
LOW POWER DISSIPATION:
I
LOW NOISE:
V
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 138
IMPROVED LATCH-UP IMMUNITY
POWER DOWN PROTECTION ON INPUTS
PD
CC
PLH
OH
IL
OLP
CC
=0.8V, V
= 5.5ns (TYP.) at V
= 2 A (MAX.) at T
| = I
(OPR) = 2V to 3.6V (1.2V Data Retention)
= 0.3V (TYP.) at V
t
PHL
OL
= 4mA (MIN)
IH
=2V at V
LOW VOLTAGE CMOS 3 TO 8 LINE DECODER
CC
A
CC
=25°C
CC
=3V
= 3.3V
= 3.3V
2
MOS
WITH 5V TOLERANT INPUTS
Table 1: Order Codes
is held high, the decoding function is inhibited and
all the 8 outputs go low.
Tree enable inputs are provided to ease cascade
connection and application of address decoders
for memory systems.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage.
This device can be used to interface 5V to 3V
system. It combines high speed performance with
the true CMOS low power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PACKAGE
TSSOP
SOP
SOP
74LVX238
Rev. 2
74LVX238MTR
74LVX238TTR
TSSOP
T & R
1/12

Related parts for 74lvx238

74lvx238 Summary of contents

Page 1

... PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 138 IMPROVED LATCH-UP IMMUNITY POWER DOWN PROTECTION ON INPUTS DESCRIPTION The 74LVX238 is a low voltage CMOS LINE DECODER fabricated with sub-micron silicon gate and double-layer metal wiring C technology ideal for low power, battery operated and low noise 3.3V applications. ...

Page 2

... Figure 2: Input Equivalent Circuit Table 3: Truth Table INPUTS ENABLE G2B G2A Don’t Care Figure 3: Logic Diagram ...

Page 3

... Value -55 to 125 0 to 100 Value = 25°C -40 to 85°C -55 to 125°C A Typ. Max. Min. Max. Min. 1.5 1.5 2.0 2.0 2.4 2.4 0.5 0.5 0.8 0.8 0.8 0.8 2.0 1.9 1.9 3.0 2.9 2.9 2.48 2.4 0.0 0.1 0.1 0.0 0.1 0.1 0.36 0.44 0 74LVX238 Unit °C °C Unit °C ns/V Unit Max. V 0.5 0.8 V 0.8 V 0.1 0 3/12 ...

Page 4

... Table 7: Dynamic Switching Characteristics Symbol Parameter V Dynamic Low OLP Voltage Quiet V OLV Output (note Dynamic High IHD Voltage Input (note Dynamic Low ILD Voltage Input (note Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. ...

Page 5

... OUT Figure 5: Waveform - Propagation Delays For Inverting Outputs (f=1MHz; 50% duty cycle) Test Condition (V) Min. 3 10MHz 3.3 IN Value = 25°C -40 to 85°C -55 to 125°C A Typ. Max. Min. Max. Min CC(opr 74LVX238 Unit Max 5/12 ...

Page 6

... Figure 6: Waveform - Propagation Delays For Non-inverting Outputs (f=1MHz; 50% duty cycle) 6/12 ...

Page 7

... 9 3.8 G 4 mm. TYP MAX. 1.75 0.25 0.004 1.64 0.46 0.013 0.25 0.007 0.5 45° (typ.) 10 0.385 6.2 0.228 1.27 8.89 4.0 0.149 5.3 0.181 1.27 0.019 0.62 8° (max.) 74LVX238 inch MIN. TYP. 0.019 0.050 0.350 0016020D MAX. 0.068 0.010 0.063 0.018 0.010 0.393 0.244 0.157 0.208 0.050 0.024 7/12 ...

Page 8

... DIM. MIN 0.05 A2 0.8 b 0.19 c 0.09 D 4.9 E 6 0˚ PIN 1 IDENTIFICATION 1 8/12 TSSOP16 MECHANICAL DATA mm. TYP MAX. 1.2 0.15 1 1.05 0.30 0.20 5 5.1 6.4 6.6 4.4 4.48 0.65 BSC 8˚ 0.60 0. inch MIN. TYP. 0.002 0.004 0.031 0.039 0.007 0.004 0.0079 0.193 0.197 0.244 0.252 0.169 0.173 0.0256 BSC 0˚ ...

Page 9

... Tape & Reel SO-16 MECHANICAL DATA DIM. MIN 12 6.45 Bo 10.3 Ko 2.1 Po 3.9 P 7.9 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 6.65 0.254 10.5 0.406 2.3 0.082 4.1 0.153 8.1 0.311 74LVX238 inch MIN. TYP. MAX. 12.992 0.519 0.882 0.262 0.414 0.090 0.161 0.319 9/12 ...

Page 10

... Tape & Reel TSSOP16 MECHANICAL DATA DIM. MIN 12 6.7 Bo 5.3 Ko 1.6 Po 3.9 P 7.9 10/12 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 6.9 0.264 5.5 0.209 1.8 0.063 4.1 0.153 8.1 0.311 inch MIN. TYP. MAX. 12.992 0.519 0.882 0.272 0.217 0.071 0.161 0.319 ...

Page 11

... Table 10: Revision History Date Revision 27-Aug-2004 2 Description of Changes Ordering Codes Revision - pag. 1. 74LVX238 11/12 ...

Page 12

... Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...

Related keywords