74lvx125 STMicroelectronics, 74lvx125 Datasheet

no-image

74lvx125

Manufacturer Part Number
74lvx125
Description
Low Voltage Quad Bus Buffers 3-state With 5v Tolerant Inputs
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVX125
Manufacturer:
ST
Quantity:
3
Part Number:
74lvx125MTC
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74lvx125MTCX
Manufacturer:
ST
Quantity:
2 181
Part Number:
74lvx125MTCX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Company:
Part Number:
74lvx125MTCX
Quantity:
25 000
Part Number:
74lvx125MTR
Manufacturer:
ST
0
Part Number:
74lvx125MX
Manufacturer:
MAXIM
Quantity:
500
Part Number:
74lvx125MX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74lvx125TTR
Manufacturer:
ST
0
DESCRIPTION
The 74LVX125 is a low voltage CMOS QUAD
BUS BUFFERs fabricated with sub-micron silicon
gate and double-layer metal wiring C
technology. It is ideal for low power, battery
operated and low noise 3.3V applications.
Figure 1: Pin Connection And IEC Logic Symbols
August 2004
HIGH SPEED: t
5V TOLERANT INPUTS
POWER-DOWN PROTECTION ON INPUTS
INPUT VOLTAGE LEVEL:
V
LOW POWER DISSIPATION:
I
LOW NOISE:
V
SYMMETRICAL OUTPUT IMPEDANCE:
|I
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
IMPROVED LATCH-UP IMMUNITY
CC
PLH
OH
IL
OLP
CC
= 0.8V, V
= 2 A (MAX.) at T
| = I
(OPR) = 2V to 3.6V (1.2V Data Retention)
= 0.3V (TYP.) at V
t
PHL
OL
= 4 mA (MIN) at V
IH
= 2V at V
PD
LOW VOLTAGE QUAD BUS BUFFERS (3-STATE)
=4.4ns (TYP.) at V
A
=25°C
CC
CC
=3.3V
=3V
CC
=3V
CC
= 3.3V
2
MOS
WITH 5V TOLERANT INPUTS
Table 1: Order Codes
This device requires the 3-STATE control input G
to be set high to place the output into the high
impedance state.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V. It combines high speed
performance with the true CMOS low power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PACKAGE
TSSOP
SOP
SOP
74LVX125
Rev. 3
74LVX125MTR
74LVX125TTR
TSSOP
T & R
1/12

Related parts for 74lvx125

74lvx125 Summary of contents

Page 1

... PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 125 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74LVX125 is a low voltage CMOS QUAD BUS BUFFERs fabricated with sub-micron silicon gate and double-layer metal wiring C technology ideal for low power, battery operated and low noise 3.3V applications. ...

Page 2

... Figure 2: Input Equivalent Circuit Table 4: Absolute Maximum Ratings Symbol V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Current Ground Current CC GND CC T Storage Temperature stg T Lead Temperature (10 sec) L Absolute Maximum Ratings are those values beyond which damage to the device may occur ...

Page 3

... Min. 3.3 -0 3.3 2.0 L 3.3 Value = 25°C -40 to 85°C -55 to 125°C A Typ. Max. Min. Max. Min. 1.5 1.5 2.0 2.0 2.4 2.4 0.5 0.5 0.8 0.8 0.8 0.8 2.0 1.9 1.9 3.0 2.9 2.9 2.48 2.4 0.0 0.1 0.1 0.0 0.1 0.1 0.36 0.44 0.25 2.5 0 Value = 25°C -40 to 85°C -55 to 125°C A Typ. Max. Min. Max. Min. 0.3 0.5 -0.3 0.8 74LVX125 Unit Max. V 0.5 0.8 V 0.8 V 0.1 0 Unit Max threshold ILD 3/12 ...

Page 4

... Table 8: AC Electrical Characteristics (Input t Symbol Parameter t Propagation Delay PLH Time t PHL 3.3 3.3 t Output Enable PZL Time t PZH 3.3 3.3 t Output Disable PLZ t Time 3.3 PHZ Output to Output t OSLH Skew Time (note t 3.3 OSHL 1,2) 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch- ...

Page 5

... Figure 3: Test Circuit PLH PHL PZL PLZ PZH PHZ C =15/50pF or equivalent (includes jig and probe capacitance equivalent pulse generator (typically OUT Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle) TEST 74LVX125 SWITCH Open V CC GND 5/12 ...

Page 6

... Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle) 6/12 ...

Page 7

... B 0.33 C 0.19 D 8. 5.8 h 0.25 L 0.4 k 0° ddd mm. TYP MAX. 1.75 0.053 0.25 0.004 1.65 0.043 0.51 0.013 0.25 0.007 8.75 0.337 4.0 0.150 1.27 6.2 0.228 0.50 0.010 1.27 0.016 8° 0.100 74LVX125 inch MIN. TYP. MAX. 0.069 0.010 0.065 0.020 0.010 0.344 0.157 0.050 0.244 0.020 0.050 0° 0.004 0016019D 8° 7/12 ...

Page 8

... DIM. MIN 0.05 A2 0.8 b 0.19 c 0.09 D 4.9 E 6 0˚ PIN 1 IDENTIFICATION 1 8/12 TSSOP14 MECHANICAL DATA mm. TYP MAX. 1.2 0.15 1 1.05 0.30 0.20 5 5.1 6.4 6.6 4.4 4.48 0.65 BSC 8˚ 0.60 0. inch MIN. TYP. 0.002 0.004 0.031 0.039 0.007 0.004 0.0089 0.193 0.197 0.244 0.252 0.169 0.173 0.0256 BSC 0˚ ...

Page 9

... Tape & Reel SO-14 MECHANICAL DATA DIM. MIN 12 2.1 Po 3.9 P 7.9 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 6.6 0.252 9.2 0.354 2.3 0.082 4.1 0.153 8.1 0.311 74LVX125 inch MIN. TYP. MAX. 12.992 0.519 0.882 0.260 0.362 0.090 0.161 0.319 9/12 ...

Page 10

... Tape & Reel TSSOP14 MECHANICAL DATA DIM. MIN 12 6.7 Bo 5.3 Ko 1.6 Po 3.9 P 7.9 10/12 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 6.9 0.264 5.5 0.209 1.8 0.063 4.1 0.153 8.1 0.311 inch MIN. TYP. MAX. 12.992 0.519 0.882 0.272 0.217 0.071 0.161 0.319 ...

Page 11

... Table 10: Revision History Date Revision 27-Aug-2004 3 Description of Changes Ordering Codes Revision - pag. 1. 74LVX125 11/12 ...

Page 12

... Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...

Related keywords