74lvc109db NXP Semiconductors, 74lvc109db Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74lvc109db
Manufacturer Part Number
74lvc109db
Description
Dual Jk Flip-flop With Set And Reset; Positive-edge Trigger
Manufacturer
NXP Semiconductors
Datasheet
1.74LVC109DB.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC109DB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
AC WAVEFORMS
2004 Mar 18
handbook, full pagewidth
Dual JK flip-flop with set and reset;
positive-edge trigger
V
V
V
The shaded areas indicate when the input is permitted to change for predictable output performance.
Fig.6
M
M
OL
= 1.5 V at V
= 0.5V
and V
CC
set-up, the nCP to nJ and nK hold times and the maximum clock pulse frequency.
OH
Clock input (nCP) to output (nQ and nQ) propagation delays, the clock pulse width, the nJ and nK to nCP
at V
are typical output voltage drop that occur with the output load.
CC
CC
< 2.7 V.
2.7 V.
nJ, nK input
nCP input
nQ output
nQ output
GND
GND
V OH
V OH
V OL
V OL
V I
V I
V M
t PLH
t su
t h
V M
11
V M
t W
V M
t PHL
1/f max
t PHL
t su
t h
t PLH
MNA860
Product specification
74LVC109