max9485 Maxim Integrated Products, Inc., max9485 Datasheet
max9485
Available stocks
Related parts for max9485
max9485 Summary of contents
Page 1
... DC voltage generated from the MPEG processor. The use of VCXO allows the audio system clock to lock with the overall system clock. The MAX9485 features the lowest jitter in its class, guar- anteeing excellent dynamic performance with audio ADCs and DACs in an MPEG-2 audio system. The device operates with a 3.3V supply and is specified over the -40° ...
Page 2
Programmable Audio Clock Generator ABSOLUTE MAXIMUM RATINGS GND ...............................................-0.3V to +4.0V DD, DD_P GND_P to GND ...................................................................±0.3V All Inputs and Outputs to GND...................-0. Short-Circuit Duration of Outputs to GND ..................Continuous Continuous Power Dissipation (T = ...
Page 3
Programmable Audio Clock Generator AC ELECTRICAL CHARACTERISTICS ( 3.0V to 3.6V -40°C to +85°C, output frequency is 73.728MHz DD_P A are +25° 3.3V.) (Note 3) ...
Page 4
Programmable Audio Clock Generator TIMING CHARACTERISTICS ( 3.0V to 3.6V -40°C to +85°C, unless otherwise noted. Typical values are DD_P A Figure 7.) (Note 1) PARAMETER Serial Clock Bus ...
Page 5
Programmable Audio Clock Generator ( 3.3V +25°C.) DD DD_P A SUPPLY CURRENT vs. LOAD CAPACITANCE 1.5V TUN f = 73.728MHz CLK_OUT ...
Page 6
Programmable Audio Clock Generator PIN NAME TSSOP TQFN PLL Power Supply. Bypass V DD_P 2 20 GND_P PLL Ground VCXO Tuning Voltage Input. Apply TUN to adjust the VCXO frequency. Connect 3 1 ...
Page 7
... C interface or hardwired inputs. Sampling frequencies of 12kHz, 32kHz, 44.1kHz, 48kHz, 64kHz, 88.2kHz, or 96kHz are available. The MAX9485 offers a buffered 27MHz output and an inte- grated VCXO tuned voltage generated from the MPEG system. The device operates with a 3.3V supply. Reference and Output Clock ...
Page 8
... V voltage. TUN The MAX9485 can be used as a synthesizer with a 27MHz input reference clock. For this mode, connect the 27MHz input clock to X1. Connect TUN to V leave X2 open. This configuration is for applications where the micro tuning is not needed and there is a 27MHz system master clock available ...
Page 9
... CYCLES AT 27MHz Figure 4. External Reset Timing _______________________________________________________________________________________ Software and Hardwire Control Modes is The MAX9485 sampling frequency, sampling rate, and DD clock outputs can be programmed through the I 2-wire interface (software mode, MODE = low), or hardwired directly through three-level inputs (hardwire mode, MODE = high). The offered functions for each mode are shown in Table 2 ...
Page 10
... C interface writes or reads an 8-bit control register in the MAX9485. The control regis- ter controls the rate settings and the clock outputs. Since there is only one register in the MAX9485, no address is assigned to this register. The device has a programmable 7-bit address for the I by SAO1 and SAO2 (Table 8). At power-up with MODE ...
Page 11
... MASTER TRANSFERS TO SLAVE SLAVE TRANSFERS TO MASTER Figure 6. Serial Interface Data Structure the first 8 bits (address + R/W). The slave (MAX9485) can receive the data byte from the bus or transfer it to the bus from the internal register. The ACK bits are transmitted by the address or data recipient. A low ...
Page 12
... Use a crystal shunt capacitance less than 12pF, including board parasitic capacitance. Choose an oscillator with a load capaci- tance less than 14pF to achieve ±200ppm pullability. Note: Pulling range may vary depending on the crystal used. Refer to the MAX9485 Evaluation Kit for details. 12 ______________________________________________________________________________________ t SU, STA ...
Page 13
... Power-Supply Bypassing and Ground Management The MAX9485’s high oscillator frequency makes proper layout important to ensure stability. For best performance, place components as close as possible to the device. Digital or AC transient signals on GND can create noise at the clock output ...
Page 14
... Programmable Audio Clock Generator INTERFACE TO SET AUDIO CLK RATE FILTERED PWM CONTROL VOLTAGE FOR VCXO TUN MAX9485 AUDIO CLK 27MHz GENERATOR CRYSTAL MCLK 27MHz AUDIO ENCODED DATA FROM DVD/HDD/BS-TUNER 14 ______________________________________________________________________________________ AUDIO CLK: 256/384/768f CLK_OUT1 S CLK_OUT2 L CH AUDIO DATA MPEG ...
Page 15
Programmable Audio Clock Generator (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.) ______________________________________________________________________________________ Package Information PACKAGE OUTLINE, TSSOP 4.40mm BODY 1 21-0066 ...
Page 16
Programmable Audio Clock Generator (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.) Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely ...