max9172esat Maxim Integrated Products, Inc., max9172esat Datasheet

no-image

max9172esat

Manufacturer Part Number
max9172esat
Description
Single/dual Lvds Line Receivers With In-path Fail-safe
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
The MAX9171/MAX9172 single/dual low-voltage differential
signaling (LVDS) receivers are designed for high-speed
applications requiring minimum power consumption,
space, and noise. Both devices support switching rates
exceeding 500Mbps while operating from a single 3.3V
supply.
The MAX9171 is a single LVDS receiver and the
MAX9172 is a dual LVDS receiver. Both devices con-
form to the ANSI TIA/EIA-644 LVDS standard and con-
vert LVDS to LVTTL/LVCMOS-compatible outputs. A
fail-safe feature sets the outputs high when the inputs
are undriven and open, terminated, or shorted. The
MAX9171/MAX9172 are available in 8-pin SO packages
and space-saving thin DFN and SOT23 packages.
For lower skew devices, refer to the MAX9111/ MAX9113
data sheet.
19-2578; Rev 2; 6/07
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
N.C.
N.C.
IN+
IN-
1
2
3
4
Multipoint Backplane Interconnect
Laser Printers
Digital Copiers
Cellular Phone Base Stations
LCD Displays
Network Switches/Routers
Clock Distribution
SO/TDFN*
MAX9171
________________________________________________________________ Maxim Integrated Products
8
7
6
5
General Description
V
OUT
N.C.
GND
CC
Single/Dual LVDS Line Receivers with
GND
OUT
N.C.
V
CC
Applications
1
2
3
4
MAX9171
SOT23
8
7
6
5
IN-
IN+
N.C.
N.C.
IN1+
IN2+
IN1-
IN2-
o Input Accepts LVDS and LVPECL
o In-Path Fail-Safe Circuit
o Space-Saving 8-Pin TDFN and SOT23 Packages
o Fail-Safe Circuitry Sets Output High for Open,
o Flow-Through Pinout Simplifies PCB Layout
o Guaranteed 500Mbps Data Rate
o Second Source to DS90LV018A and DS90LV028A
o Conforms to ANSI TIA/EIA-644 Standard
o 3.3V Supply Voltage
o -40°C to +85°C Operating Temperature Range
o Low-Power Dissipation
Note: All devices are specified over the -40°C to +85°C operating
temperature range.
*Future product—contact factory for availability.
**EP = Exposed pad.
T = Tape-and-reel.
MAX9171EKA-T
MAX9171ESA
MAX9171ETA*
MAX9172EKA-T
MAX9172ESA
MAX9172ETA*
Undriven Shorted, or Undriven Terminated Output
(SO Packages Only)
1
2
3
4
PART
SO/TDFN*
MAX9172
“In-Path” Fail-Safe
8
7
6
5
PIN-PACKAGE
8 SOT23-8
8 SO
8 Thin DFN-EP**
8 SOT23-8
8 SO
8 Thin DFN-EP**
V
OUT1
OUT2
GND
Ordering Information
CC
Pin Configurations
OUT1
OUT2
GND
V
CC
1
2
3
4
MARK
MAX9172
AALX
AALY
SOT23
TOP
Features
T833-2
T833-2
CODE
PKG
K8-1
S8-2
K8-1
S8-2
8
7
6
5
IN1-
IN1+
IN2+
IN2-
1

Related parts for max9172esat

max9172esat Summary of contents

Page 1

Rev 2; 6/07 Single/Dual LVDS Line Receivers with General Description The MAX9171/MAX9172 single/dual low-voltage differential signaling (LVDS) receivers are designed for high-speed applications requiring minimum power consumption, space, and noise. Both devices support switching rates exceeding 500Mbps while operating ...

Page 2

Single/Dual LVDS Line Receivers with “In-Path” Fail-Safe ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +4.0V CC IN_+, IN_- to GND .................................................-0.3V to +4.0V OUT_ to GND ............................................-0. Continuous Power Dissipation (T = +70°C) A 8-Pin SOT23 (derate ...

Page 3

Single/Dual LVDS Line Receivers with SWITCHING CHARACTERISTICS (V = 3.0V to 3.6V 15pF 0.2V 3.3V +25°C.) (Notes PARAMETER SYMBOL Differential Propagation Delay High to Low ...

Page 4

Single/Dual LVDS Line Receivers with “In-Path” Fail-Safe (V = 3.3V 1.2V 0.2V OUTPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE 3 -4mA OH 3.5 3.4 3.3 3.2 3.1 3.0 2.9 ...

Page 5

Single/Dual LVDS Line Receivers with (V = 3.3V 1.2V 0.2V DIFFERENTIAL PULSE SKEW vs. SUPPLY VOLTAGE 120 3.0 3.1 3.2 3.3 3.4 3.5 SUPPLY VOLTAGE (V) DIFFERENTIAL ...

Page 6

Single/Dual LVDS Line Receivers with “In-Path” Fail-Safe PIN NAME SOT23 SO/TDFN GND 3 7 OUT N. IN IN- — onl y) ...

Page 7

Single/Dual LVDS Line Receivers with V CC 2.5µA IN_+ 40mV IN_- 5µA Figure 1. Input with In-Path Fail-Safe Network Equivalent Circuit IN_+ PULSE IN_- GENERATOR 50Ω 50Ω Figure 2. Propagation Delay and Transition Test Time Circuit IN_- 1.2V (0V DIFFERENTIAL) ...

Page 8

Single/Dual LVDS Line Receivers with “In-Path” Fail-Safe ESD protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The receiver inputs of the MAX9171/MAX9172 have extra protection against static electricity. These pins are ...

Page 9

Single/Dual LVDS Line Receivers with (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) _______________________________________________________________________________________ “In-Path” Fail-Safe Package Information 9 ...

Page 10

Single/Dual LVDS Line Receivers with “In-Path” Fail-Safe (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages TOP VIEW FRONT VIEW ...

Page 11

Single/Dual LVDS Line Receivers with (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages.) ______________________________________________________________________________________ “In-Path” Fail-Safe Package Information (continued) 11 ...

Page 12

... BSC T1033-2 10 1.50–0.10 2.30–0.10 0.50 BSC T1433-1 14 1.70–0.10 2.30–0.10 0.40 BSC T1433-2 14 1.70–0.10 2.30–0.10 0.40 BSC is a registered trademark of Maxim Integrated Products, Inc. JEDEC SPEC b [(N/2)- MO229 / WEEA 0.40–0.05 1.90 REF MO229 / WEEC 0.30–0.05 1.95 REF MO229 / WEEC 0.30–0.05 1.95 REF MO229 / WEED-3 0.25–0.05 2.00 REF MO229 / WEED-3 0.25– ...

Related keywords