ics650-07c Integrated Device Technology, ics650-07c Datasheet

no-image

ics650-07c

Manufacturer Part Number
ics650-07c
Description
Networking Clock Source
Manufacturer
Integrated Device Technology
Datasheet
NETWORKING CLOCK SOURCE
Description
The ICS650-07C is a low cost, low jitter, high performance
clock synthesizer for networking applications. Using analog
Phase-Locked Loop (PLL) techniques, the device accepts a
12.5 MHz or 25.00 MHz clock or fundamental mode crystal
input to produce multiple output clocks for networking chips,
PCI devices, SDRAM, and ASICs. The ICS650-07C outputs
all have 0 ppm synthesis error.
See the MK74CB214, ICS551, and ICS552-01 for non-PLL
buffer devices which produce multiple low-skew copies of
these output clocks.
See the ICS570, ICS9112-16/17/18 for zero delay buffers
that can synchronize outputs and other needed clocks.
Block Diagram
IDT™ / ICS™ NETWORKING CLOCK SOURCE
12.5 MHz or 25.00 MHz
may be required for tuning of initial accuracy
Optional crystal capacitors are shown and
Crystal or Clock
X1/ICLK
ACS1, 0
BCS1, 0
X2
CCS
2
2
Oscillator
Crystal
Buffer/
Clock
and Control
1
Synthesis
Circuitry
Clock
Features
NOTE: EOL for non-green parts to occur on 5/13/10
per PDN U-09-01
VDD
GND
2
2
Packaged in 20-pin tiny SSOP (QSOP)
Available in Pb (lead) free package
12.5 MHz or 25.00 MHz fundamental crystal or clock
input
Six output clocks with selectable frequencies
SDRAM frequencies of 67, 83, 100, and 133 MHz
Buffered crystal reference output
Zero ppm synthesis error in all clocks
Ideal for PMC-Sierra’s ATM switch chips
Full CMOS output swing with 25 mA output drive
capability at TTL levels
Advanced, low power, sub-micron CMOS process
3.0 V to 5.5 V operating voltage
/2
/2
OE (all outputs)
CLKA1
CLKA2
CLKC2
CLKB1
CLKB2
REFOUT
CLKC1
ICS650-07C
DATASHEET
ICS650-07C
REV D 102709

Related parts for ics650-07c

ics650-07c Summary of contents

Page 1

... NETWORKING CLOCK SOURCE Description The ICS650-07C is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.5 MHz or 25.00 MHz clock or fundamental mode crystal input to produce multiple output clocks for networking chips, PCI devices, SDRAM, and ASICs ...

Page 2

... Output enable. Tri-states all outputs when low. Internal pull-up resistor. Connect to VDD. Must be same value as other VDD. Clock A output 1. Depends on setting of ACS1, 0 per table below. Buffered reference clock output. Same frequency as crystal or clock input. B clock select 1. Selects outputs on CLKB1 and CLKB2. See table below. 2 CLOCK SYNTHESIZER ICS650-07C REV D 102709 ...

Page 3

... IDT™ / ICS™ NETWORKING CLOCK SOURCE B Clocks Select Table (MHz) CLKA2 BCS1 OFF (low) 0 TEST 0 OFF (low) 0 16.6667 1 TEST 1 33.3333 1 REFOUT = 25 MHz 3 CLOCK SYNTHESIZER BCS0 CLKB1 CLKB2 0 TEST TEST M 66.6667 33.3333 1 100 50 0 83.3333 41.6667 M TEST TEST 1 133.3333 66.6667 ICS650-07C REV D 102709 ...

Page 4

... IDT™ / ICS™ NETWORKING CLOCK SOURCE B Clocks Select Table (MHz) CLKA2 BCS1 OFF (low) 0 TEST 0 OFF (low) 0 8.3333 1 TEST 1 16.6667 1 REFOUT = 12.5 MHz 4 CLOCK SYNTHESIZER BCS0 CLKB1 CLKB2 0 TEST TEST M 33.3333 16.6667 41.66667 20.8333 M TEST TEST 1 66.6667 33.3333 ICS650-07C REV D 102709 ...

Page 5

... Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS650-07C. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied ...

Page 6

... VDD/2 Variation from mean 6 CLOCK SYNTHESIZER Min. Typ. Max. Units 3.0 5.5 60 VDD/2+1 VDD/2 VDD/2 VDD/2-1 VDD-0.5 0.5 2 0.8 2.4 VDD-0.4 0.4 ±100 200 Min. Typ. Max. Units 10 12 MHz 0 ppm 1.5 1 150 ICS650-07C REV D 102709 ...

Page 7

... IDT™ / ICS™ NETWORKING CLOCK SOURCE Symbol Conditions Still air JA 1 m/s air flow JA 3 m/s air flow JA JC Marking Diagram—ICS650R-07I 11 10 Marking Diagram—ICS650R-07ILF CLOCK SYNTHESIZER Min. Typ. Max. Units 135 C/W 93 C/W 78 C ICS650R-07I $$###### YYWW 650R-07ILF ###### YYWW 10 1 ICS650-07C REV D 102709 ...

Page 8

... SSOP 0 to +70 C 20-pin SSOP 0 to +70 C 20-pin SSOP 0 to +70 C 20-pin SSOP -40 to +85 C 20-pin SSOP -40 to +85 C 20-pin SSOP -40 to +85 C 20-pin SSOP -40 to +85 C ICS650-07C Inches* Max 0.069 0.010 0.059 0.012 0.010 0.344 0.244 0.157 0.050 8 c REV D 102709 ...

Page 9

... ICS650-07C NETWORKING CLOCK SOURCE Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. www.idt.com © 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc ...

Related keywords