ics9248-185 Integrated Device Technology, ics9248-185 Datasheet - Page 9

• Manufacturer Part Number: ics9248-185
• Description: Frequency Generator & Integrated Buffers For Pentium/protm & K6 - Via Pm133 Chipset
• Manufacturer: Integrated Device Technology

The I/O pins designated by (input/output) serve as dual
signal functions to the device. During initial power-up, they
act as input pins. The logic level (voltage) that is present on
these pins at this time is read and stored into a 5-bit internal
data latch. At the end of Power-On reset, (see AC
characteristics for timing values), the device changes the
mode of operations for these pins to an output function. In
this mode the pins produce the specified buffered clocks to
external loads.
To program (load) the internal configuration register for these
pins, a resistor is connected to either the VDD (logic 1) power
supply or the GND (logic 0) voltage potential. A 10 Kilohm
(10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Shared Pin Operation -
Input/Output Pins
Device
Pad
Programming
Header
Via to Gnd
Series Term. Res.
Fig. 1
9
Figure 1 shows a means of implementing this function when
a switch or 2 pin header is used. With no jumper is installed
the pin will be pulled high. With the jumper in place the pin
will be pulled low. If programmability is not necessary, than
only a single resistor is necessary. The programming resistors
should be located close to the series termination resistor to
minimize the current loop area. It is more important to locate
the series termination resistor close to the driver than the
programming resistor.
8.2K
2K
Clock trace to load
Via to
VDD
ICS9248-185