ics9161a Integrated Device Technology, ics9161a Datasheet
ics9161a
Available stocks
Related parts for ics9161a
ics9161a Summary of contents
Page 1
... The flexibility of the device allows it to generate non-standard graphics clocks. The ICS9161A is also ideal in disk drives. It can generate zone clocks for constant density recording schemes. The low profile, 16-pin SOIC or PDIP package and low jitter outputs are especially attractive in board space critical disk drives ...
Page 2
... ICS9161A ...
Page 3
... The ICS9161A places the three video clock registers and the memory clock register in a known state upon power- up. The registers are initialized based on the state of the INIT1 and INIT0 pins at application of power to the device. The INIT pins must ramp up with VDD if a logical 1 on either pin is required ...
Page 4
... ICS9161A ...
Page 5
... The pins SEL0 and SEL1 perform the dual functions of select-ing registers and serial programming. In serial programming mode, SEL0 acts as a clock pin while SEL1 acts as the data pin. The ICS9161A-01 may not be serially programmed when in power-down mode. In order to program a particular register, an unlocking sequence must occur ...
Page 6
... DD Unlike the ICD2061A, the ICS9161A’s VCO does not F =Input Reference REF require tuning to place it in certain ranges. The ICS9161A’s Frequency VCO will operate from 50 MHz to 120 MHz without M=Reference divide 3 to 129 adjusting the VCO gain. However, to maintain compatibility, the I bits are programmed as in the ICD2061A ...
Page 7
... Power Management Issues Power-down mode 1 The ICS9161A contains a mechanism to reduce the quiescent power when stand-by operation is desired. Power-down mode 1 is invoked by polling PD# low and having the proper CNTL register bit set to zero. In this mode, VCOs are shut down, the VCLK output is forced high, and the MCLK output is set to a user-defined low frequency value to refresh dynamic RAM ...
Page 8
... ICS9161A ...
Page 9
... • ICS9161A ...
Page 10
... Rise and Fall Times Tristated Timing 10 ICS9161A ...
Page 11
... MCLK and Active VCLK Register Programming Timing 0210I—03/21/05 Selection Timing 11 ICS9161A ...
Page 12
... Soft Power-Down Timing (Mode 2) 0210I—03/21/05 Serial Programming Timing 12 ICS9161A ...
Page 13
... RC termination should be used on all over 50MHz outputs. 3) Optional crystal load capacitors are recommended. Capacitor Values: C1 Crystal load values determined by user C3 : 100pF ceramic All unmarked capacitors are 0.01µF ceramic Connections to VDD: 0210I—03/21/05 13 ICS9161A ...
Page 14
... Lead Count & Package Width Lead Count= digits W=.3” SOIC or .6” DIP; None=Standard Width Package Type N=DIP (Plastic) Pattern Number ( digit number for parts with ROM code patterns, if applicable) Device Type (consists digit numbers) Prefix ICS, AV=Standard Device 14 ICS9161A ...
Page 15
... Lead Count= digits W=.3” SOIC or .6” DIP; None=Standard Width Package Type M=SOIC Pattern Number ( digit number for parts with ROM code patterns, if applicable) Device Type (consists digit numbers) Prefix ICS, AV=Standard Device 15 ICS9161A ...