ics8531-01 Integrated Device Technology, ics8531-01 Datasheet - Page 11

no-image

ics8531-01

Manufacturer Part Number
ics8531-01
Description
Differential Input Lvpecl Output 1 9 500-mhz Fanout Buffer
Manufacturer
Integrated Device Technology
Datasheet
T
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, ter-
minating resistors (DC current path to ground) or current
sources must be used for functionality. These outputs are
designed to drive 50Ω transmission lines. Matched imped-
IDT
ERMINATION FOR
ICS8531-01
LOW SKEW, 1-TO-9, DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
RTT =
/ ICS
((V
F
1-TO-9, 3.3V LVPECL FANOUT BUFFER
FOUT
OH
IGURE
+ V
OL
5A. LVPECL O
) / (V
LVPECL O
1
CC
Z
Z
– 2)) – 2
o
o
= 50Ω
= 50Ω
Z
UTPUTS
o
50Ω
UTPUT
T
RTT
ERMINATION
50Ω
V
CC
FIN
- 2V
11
ance techniques should be used to maximize operating fre-
quency and minimize signal distortion. Figures 5A and 5B
show two different layouts which are recommended only as
guidelines. Other suitable clock layouts may exist and it
would be recommended that the board designers simulate
to guarantee compatibility across all printed circuit and clock
component process variations.
FOUT
F
IGURE
5B. LVPECL O
Z
Z
o
o
= 50Ω
= 50Ω
ICS8531AY-01 REV. F APRIL 11, 2007
125Ω
84Ω
UTPUT
3.3V
125Ω
84Ω
T
ERMINATION
FIN

Related parts for ics8531-01