ics85354a Integrated Device Technology, ics85354a Datasheet - Page 12

no-image

ics85354a

Manufacturer Part Number
ics85354a
Description
Differential-to-lvpecl/ecl Multiplexer
Manufacturer
Integrated Device Technology
Datasheet
T
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, ter-
minating resistors (DC current path to ground) or current
sources must be used for functionality. These outputs are
designed to drive 50
85354AK-01
RTT =
ERMINATION FOR
((V
FOUT
F
OH
IGURE
+ V
OL
3A. LVPECL O
) / (V
1
3.3V LVPECL O
CC
Z
Z
– 2)) – 2
transmission lines. Matched imped-
o
o
= 50
= 50
Z
o
50
UTPUT
T
ERMINATION
RTT
UTPUTS
50
PRELIMINARY
V
CC
FIN
- 2V
D
12
IFFERENTIAL
ance techniques should be used to maximize operating
frequency and minimize signal distortion. Figures 3A and
3B show two different layouts which are recommended only
as guidelines. Other suitable clock layouts may exist and it
would be recommended that the board designers simulate
to guarantee compatibility across all printed circuit and
clock component process variations.
FOUT
F
IGURE
-
TO
3B. LVPECL O
-LVPECL/ECL M
Z
Z
o
o
= 50
= 50
125
84
ICS85354-01
UTPUT
3.3V
T
125
84
ERMINATION
D
REV. A JANUARY 16, 2008
UAL
ULTIPLEXER
FIN
2:1/1:2

Related parts for ics85354a